
								F	REVISI	ONS										
LTR					[DESCR		N					DA	ATE (Y	R-MO-I	DA)		APPR	OVED	
A	Add	device	class V	/ criteria	a. Edit	orial ch	nanges	throug	hout - j	ak.			98-05-06			Monica L. Poelking				
В	Add	RHA lir	nits. E	ditorial	chang	es thro	ughout	– jak.						99-03-10 Monica I			onica L	. Poelk	ing	
С	F885	Add device type 02. Make change to radiation features. Add vendor CAGE F8859. Add case outline X. Add table III, delta limits. Update drawing to MIL-PRF-38535 requirements. Editorial changes throughout jak						ΞE	03-03-20 Thoma			homas	M. Hes	SS						
REV												I	Ι		Ι					
SHEET																				
REV	С	С	С																	
SHEET	15	16	17																	
REV STATUS	;		I	REV	1	I	С	С	С	С	С	В	С	С	С	С	С	В	В	В
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREI	PARED N) BY Iarcia E	3. Kelle	her		DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216										
MICRO	NDAR OCIRC AWIN	UIT		CHE	CKED R	BY ay Mor	nnin													
DEPA	ISE BY RTMEN	ALL ITS		APP	ROVE	D BY ⁄lichael	A. Fry	e		CM	OS,	QUA	AD 2-	INP	JT N	1ULT	IPLE		· ,	
AND AGE	NT OF I	DEFEN			WING	89-0	6-13	DATE		SIL	ICO	Ν			NPU1	ΓS, Ν	10N(OLIT	HIC	
AN	ISC N/A	L .		REVI	ISION	LEVEL (GE CC 6726			59	962-	896	89	
SHEET				1	OF	17														

1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN is as shown in the following examples.



Outline letter	Descriptive designator	Terminals	Package style	
Е	GDIP1-T16 or CDIP2-T16	16	Dual-in-line	
F	GDFP2-F16 or CDFP3-F16	16	Flat pack	
X	CDFP4-F16	16	Flat pack	
2	CQCC1-N20	20	Square leadless chip	carrier
_		-		
1.2.5 <u>Lead finish</u> . The opendix A for device cla	lead finish is as specified in MIL-PF ss M.	RF-38535 for devi	ce classes Q and V or MIL-PF	RF-38535,
1.3 Absolute maximum	<u>n ratings</u> . <u>1/ 2/ 3</u> /			
Supply voltage ra	nge (V _{CC})		0.5 V dc to +6.0 V d	lc
DC input voltage	range (V _{IN})		0.5 V dc to V _{CC} + 0.5	5 V dc
DC output voltage	e range (V _{OUT})		0.5 V dc to V _{CC} + 0.5	5 V dc
Clamp diode curr	ent (I _{IK} , I _{OK})		±20 mA	
	t (I _{OUT}) (per pin)			
DC V _{cc} or GND c	urrent (I_{CC}, I_{GND}) (per pin)		+100 mA	
	dissipation (P _D)			
	ure range (T _{STG})			
	e (soldering, 10 seconds)			
	ce, junction-to-case (Θ_{JC})			
Junction tempera	ture (T _J)		+1/5°C	
1.4 <u>Recommended op</u>	erating conditions. 2/ 3/			
Supply voltage ra	nge (V _{CC})		4.5 V dc to +5.5 V dc	C
	ge (V _{IN})			
	nge (V _{OUT})			
	el input voltage (V _{IL})			
	el input voltage (V _{IH})			
	emperature range (T _c)			
	mes (V _{CC} = 4.5 V to 5.5 V)			
1.5 Radiation features				
1.5 Radiation features				
1.5 <u>Radiation features</u> Device type 01:				
Device type 01:	ose available (dose rate = 50 – 300	rads (Si)/s)	100 Krads (Si)	
Device type 01: Maximum total d	ose available (dose rate = 50 – 300			
Device type 01: Maximum total d				
Device type 01: Maximum total d	ose available (dose rate = 50 – 300			
Device type 01: Maximum total d	ose available (dose rate = 50 – 300			
Device type 01: Maximum total d	ose available (dose rate = 50 – 300			
Device type 01: Maximum total d	ose available (dose rate = 50 – 300			
Device type 01: Maximum total d	ose available (dose rate = 50 – 300			
Device type 01: Maximum total d	ose available (dose rate = 50 – 300			
Device type 01: Maximum total d	ose available (dose rate = 50 – 300			
Device type 01: Maximum total d Single Event Lat	ose available (dose rate = 50 – 300 ch-up (SEL)		≥ 100 MeV/(mg/cm²)	
Device type 01: Maximum total d Single Event Lat	ose available (dose rate = 50 – 300 ch-up (SEL)	e permanent dama	$\ge 100 \text{ MeV/(mg/cm^2)}$	
Device type 01: Maximum total d Single Event Lat	ose available (dose rate = 50 – 300 ch-up (SEL) absolute maximum rating may cause degrade performance and affect re	e permanent dama liability. Maximum	≥ 100 MeV/(mg/cm ²) age to the device. Extended of junction temperature shall no	ot be exceeded
Device type 01: Maximum total d Single Event Lat Stresses above the a maximum levels may except for allowable	ose available (dose rate = 50 – 300 ch-up (SEL) absolute maximum rating may cause degrade performance and affect re short duration burn-in screening cor	e permanent dama liability. Maximum iditions in accorda	≥ 100 MeV/(mg/cm ²) age to the device. Extended of junction temperature shall no	ot be exceeded
Device type 01: Maximum total d Single Event Lat	ose available (dose rate = 50 – 300 ch-up (SEL) absolute maximum rating may cause degrade performance and affect re short duration burn-in screening cor red, all voltages are referenced to G	e permanent dama liability. Maximum iditions in accorda ND.	≥ 100 MeV/(mg/cm ²) age to the device. Extended of junction temperature shall no ince with method 5004 of MIL	ot be exceeded STD-883.
Device type 01: Maximum total d Single Event Lat Stresses above the a maximum levels may except for allowable Unless otherwise not The limits for the par	ose available (dose rate = 50 – 300 ch-up (SEL) absolute maximum rating may cause degrade performance and affect re short duration burn-in screening cor	e permanent dama liability. Maximum iditions in accorda ND.	≥ 100 MeV/(mg/cm ²) age to the device. Extended of junction temperature shall no ince with method 5004 of MIL	ot be exceeded STD-883.
Device type 01: Maximum total d Single Event Lat	ose available (dose rate = 50 – 300 ch-up (SEL) absolute maximum rating may cause degrade performance and affect re short duration burn-in screening cor red, all voltages are referenced to G	e permanent dama liability. Maximum iditions in accorda ND.	≥ 100 MeV/(mg/cm ²) age to the device. Extended of junction temperature shall no ince with method 5004 of MIL	ot be exceeded STD-883.
Device type 01: Maximum total d Single Event Lat Stresses above the a maximum levels may except for allowable Unless otherwise not The limits for the par	ose available (dose rate = 50 – 300 ch-up (SEL) absolute maximum rating may cause degrade performance and affect re short duration burn-in screening cor red, all voltages are referenced to G	e permanent dama liability. Maximum iditions in accorda ND.	≥ 100 MeV/(mg/cm ²) age to the device. Extended of junction temperature shall no ince with method 5004 of MIL	ot be exceeded STD-883.
Device type 01: Maximum total d Single Event Lat Stresses above the a maximum levels may except for allowable Unless otherwise not The limits for the par	ose available (dose rate = 50 – 300 ch-up (SEL) absolute maximum rating may cause degrade performance and affect re short duration burn-in screening cor red, all voltages are referenced to G	e permanent dama liability. Maximum iditions in accorda ND.	≥ 100 MeV/(mg/cm ²) age to the device. Extended of junction temperature shall no ince with method 5004 of MIL	ot be exceeded STD-883.
Device type 01: Maximum total d Single Event Lat Stresses above the a maximum levels may except for allowable Unless otherwise not The limits for the par	ose available (dose rate = 50 – 300 ch-up (SEL) absolute maximum rating may cause degrade performance and affect re short duration burn-in screening cor red, all voltages are referenced to G	e permanent dama liability. Maximum iditions in accorda ND. over the full spec	≥ 100 MeV/(mg/cm ²) age to the device. Extended of junction temperature shall no ince with method 5004 of MIL	ot be exceeded STD-883.
Device type 01: Maximum total d Single Event Lat Stresses above the a maximum levels may except for allowable Unless otherwise not The limits for the par of -55°C to +125°C.	ose available (dose rate = 50 – 300 ch-up (SEL) degrade performance and affect re short duration burn-in screening cor red, all voltages are referenced to G ameters specified herein shall apply	e permanent dama liability. Maximum iditions in accorda ND.	≥ 100 MeV/(mg/cm ²) age to the device. Extended of junction temperature shall no ince with method 5004 of MIL	ot be exceeded STD-883.
Device type 01: Maximum total d Single Event Lat Single Event Lat Stresses above the a maximum levels may except for allowable Unless otherwise not The limits for the par of -55°C to +125°C.	ose available (dose rate = 50 – 300 ch-up (SEL) absolute maximum rating may cause degrade performance and affect re short duration burn-in screening cor sed, all voltages are referenced to G ameters specified herein shall apply STANDARD	e permanent dama liability. Maximum iditions in accorda ND. over the full spec	≥ 100 MeV/(mg/cm ²) age to the device. Extended of junction temperature shall no ince with method 5004 of MIL	ot be exceeded STD-883.
Device type 01: Maximum total d Single Event Lat Single Event Lat Stresses above the a maximum levels may except for allowable Unless otherwise not The limits for the par of -55°C to +125°C.	ose available (dose rate = 50 – 300 ch-up (SEL) degrade performance and affect re short duration burn-in screening cor red, all voltages are referenced to G ameters specified herein shall apply	e permanent dama liability. Maximum iditions in accorda ND. over the full spec	≥ 100 MeV/(mg/cm ²) age to the device. Extended of junction temperature shall no ince with method 5004 of MIL	ot be exceeded STD-883. nperature range
Device type 01: Maximum total d Single Event Lat Stresses above the a maximum levels may except for allowable of Unless otherwise nod The limits for the par of -55°C to +125°C.	ose available (dose rate = 50 – 300 ch-up (SEL) absolute maximum rating may cause degrade performance and affect re short duration burn-in screening cor sed, all voltages are referenced to G ameters specified herein shall apply STANDARD	e permanent dama liability. Maximum iditions in accorda ND. over the full spec	age to the device. Extended of junction temperature shall no ince with method 5004 of MIL sified V _{CC} range and case tem	ot be exceeded STD-883. operature range 5962-89689
Device type 01: Maximum total d Single Event Lat Stresses above the a maximum levels may except for allowable Unless otherwise not The limits for the par of -55°C to +125°C.	ose available (dose rate = 50 – 300 ch-up (SEL) absolute maximum rating may cause of degrade performance and affect re- short duration burn-in screening cor ted, all voltages are referenced to G ameters specified herein shall apply STANDARD CIRCUIT DRAWING	e permanent dama liability. Maximum iditions in accorda ND. over the full spec	≥ 100 MeV/(mg/cm ²) age to the device. Extended of junction temperature shall no ince with method 5004 of MIL	ot be exceeded STD-883. nperature range

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DoDISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DoDISS are the issues of the documents cited in the solicitation.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Applications for copies should be addressed to the Electronics Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or http://www.jedec.org.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	4

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89689
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 5

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 39 (see MIL-PRF-38535, appendix A).

4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	6

Test and MIL-STD-883 test method <u>1</u> /	Symbol	$-55^{\circ}C \le T_{C} \le +125^{\circ}C$ +4.5 V $\le V_{CC} \le +5.5$ V		V _{CC}	Group A subgroups	Limi	its <u>5</u> /	Unit
_	_	unless otherwise specified	Device class			Min	Max	
Positive input clamp voltage 3022	V _{IC+}	For input under test, I _{IN} = 1.0 mA	All V	0.0 V	1	0.4	1.5	V
Negative input clamp voltage 3022	V _{IC} .	For input under test, I _{IN} = -1.0 mA	All V	Open	1	-0.4	-1.5	V
High level output voltage	V _{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	All All	4.5 V	1, 2, 3	4.4		V
3006	<u>6</u> /	I _{OH} = -50 μA	All All	5.5 V	1, 2, 3	5.4		
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	All All	4.5 V	1, 2, 3	3.7		
		I _{OH} = -24 mA	All All	5.5 V	1, 2, 3	4.7		
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \text{ mA}$	All All	5.5 V	1, 2, 3	3.85		
Low level output voltage	V _{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	All All	4.5 V	1, 2, 3		0.1	V
3007	<u>6</u> /	I _{OL} = 50 μA	All All	5.5 V	1, 2, 3		0.1	
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	All All	4.5 V	1, 2, 3		0.5	
		I _{OL} = 24 mA	All All	5.5 V	1, 2, 3		0.5	
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \text{ mA}$	All All	5.5 V	1, 2, 3		1.65	
High level input voltage	VIH		All All	4.5 V	1, 2, 3	2.0		V
	<u>7</u> /		All	5.5 V	1, 2, 3	2.0		
Low level input voltage	VIL		All All	4.5 V	1, 2, 3		0.8	V
lanut la al	<u>Z</u> /		All	5.5 V	1, 2, 3		0.8	<u> </u>
Input leakage current high 3010	I _{IH}	For input under test, $V_{IN} = 5.5 \text{ V}$ For all other inputs, $V_{IN} = V_{CC}$ or GND	All All	5.5 V	1, 2, 3		1.0	μA
Input leakage current low 3009	I _{IL}	For input under test, $V_{IN} = 0.0 V$ For all other inputs, $V_{IN} = V_{CC}$ or GND	All All	5.5 V	1, 2, 3		-1.0	μA

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	7

Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditi -55°C ≤ T _C :	≤ +125°C	Device type <u>4</u> / and	V _{cc}	Group A subgroups	Lim	its <u>5</u> /	Uni
		+4.5 V \leq V _{CC} Unless otherw		Device class			Min	Max	
Quiescent supply current delta, TTL input levels 3005	Δlcc <u>8</u> /	For input under tes $V_{IN} = V_{CC} - 2.1 V$ For all other inputs $V_{IN} = V_{CC}$ or GND		All All	5.5 V	1, 2, 3		1.6	mA
			M,D	01 All	5.5 V	1		1.6	1
Quiescent supply current, outputs	І _{ссн}	For all inputs, $V_{IN} = I_{OUT} = 0.0 V$	P,L,R V _{CC} or GND	All All	5.5 V	1, 2, 3		3.5 80.0	mΑ μΑ
high 3005			M D P,L,R	01 All	5.5 V	1		100.0 1.0 3.5	mA
Quiescent supply current, outputs low	I _{CCL}	For all inputs, $V_{IN} = I_{OUT} = 0.0 V$		All All	5.5 V	1, 2, 3		80.0	μA
3005			M D P,L,R	01 All	5.5 V	1		100.0 1.0 3.5	mA
Quiescent supply current, outputs three-state 3005	I _{CCZ} <u>9</u> /	For all inputs, V _{IN} = I _{OUT} = 0.0 V	V _{CC} or GND	All All	5.5 V	1, 2, 3		80.0	μA
3005			M D P,L,R	01 — All	5.5 V	1		100.0 1.0 3.5	m/
Three-state output leakage current high 3021	I _{оzн} <u>9</u> /	$V_{IN} = V_{CC} \text{ or } \text{GND}$ $V_{OUT} = 5.5 \text{ V}$, ,	All All	5.5 V	1, 2, 3		10.0	μA
			M,D,P,L,R	01 All	5.5 V	1		25.0	μA
Three-state output leakage current low 3020	I _{OZL} <u>9</u> /	$V_{IN} = V_{CC} \text{ or } GND$ $V_{OUT} = 0.0 \text{ V}$		All All	5.5 V	1, 2, 3		-10.0	μA
			M,D,P,L,R	01 All	5.5 V	1		-25.0	μA
nput capacitance 3012	C _{IN}	See 4.4.1c T _C = +25°C		All	GND	4		8.0	pF
Power dissipation capacitance	C _{PD} 10/	See 4.4.1c T _C = +25°C, f = 1 M	1Hz	All All	5.0 V	4		70.0	pF

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	8

Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $2/3/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V	Device type <u>4</u> / and	V _{CC}	Group A subgroups	Limit	its <u>5</u> /	Unit
		unless otherwise specified	Device class	!		Min	Max	
Functional tests 3014	<u>11</u> /	See 4.4.1b V _{IN} = V _{IH} or V _{IL}	All	4.5 V	7, 8	L	Н	
		Verify output V _{OUT}		5.5 V	7, 8	L	Н	
Propagation delay	t _{PHL1}	$C_L = 50 \text{ pF} \text{ minimum}$ $R_L = 500\Omega$	01 All	4.5 V	9	1.0	7.5	ns
time, In to Zn, 3003	<u>12</u> /			<u> </u>	10, 11	1.0	9.5	1
			02 All	4.5 V	9	1.0	8.0	1
				<u> ''</u> '	10, 11	1.0	9.0	Ļ
	t _{PLH1}	$C_L = 50 \text{ pF} \text{ minimum}$ $R_L = 500\Omega$	01 All	4.5 V	9	1.0	7.0	ns
	<u>12</u> /	See figure 4		<u> </u>	10, 11	1.0	8.0	1
			02 All	4.5 V	9	1.0	8.0	1
- "	<u> </u>				10, 11	1.0	9.0	ļ
Propagation delay time, S to Zn,	t _{PHL2}	$C_L = 50 \text{ pF} \text{ minimum}$ $R_L = 500\Omega$	All All	4.5 V	9	1.0	9.5	ns
3003	<u>12</u> /	See figure 4		!	10, 11	1.0	11.5	[
	t _{PLH2}		All All	4.5 V	9	1.0	9.0	1
	<u>12</u> /		7	!	10, 11	1.0	11.0	
Output <u>en</u> able time, OE to Zn	t _{PZH}	$C_L = 50 \text{ pF} \text{ minimum}$ $R_L = 500\Omega$	All	4.5 V	9	1.0	8.0	ns
3003	<u>12</u> /	See figure 4		!	10, 11	1.0	9.5	1
	t _{PZL}		All All	4.5 V	9	1.0	8.0	[
	<u>12</u> /		,	!	10, 11	1.0	9.5	[
Output <u>dis</u> able time, OE to Zn	t _{PHZ}	$C_L = 50 \text{ pF}$ minimum $R_L = 500\Omega$	All	4.5 V	9	1.0	9.0	ns
3003	<u>12</u> /	See figure 4			10, 11	1.0	10.5	Í
	t _{PLZ}		01 All	4.5 V	9	1.0	8.0	[
	<u>12</u> /			'	10, 11	1.0	9.5	ĺ
			02 All	4.5 V	9	1.0	9.0	[
			/		10, 11	1.0	10.0	Ì

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	9

TABLE I. <u>Electrical performance characteristics</u> - Continued.

- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
 - a. V_{IC} (pos) tests, the GND terminal can be open. $T_{C} = +25^{\circ}C$.
 - b. V_{IC} (neg) tests, the V_{CC} terminal shall be open. $T_C = +25^{\circ}C$.
 - c. For I_{CC} and ΔI_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ RHA parts for device type 01 are tested at all levels M, D, P, L, and R of irradiation. Pre and post irradiation values are identical unless otherwise specified in table I.
- 4/ The word "All" in the device type and device class column, means limits for all device types and classes.
- 5/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I, as applicable, at 4.5 V \leq V_{CC} \leq 5.5 V.
- $\frac{6}{V_{CC}}$ The V_{OH} and V_{OL} tests shall be tested at V_{CC} = 4.5 V. The V_{OH} and V_{OL} tests are guaranteed, if not tested, for V_{CC} = 5.5 V. Limits shown apply to operation at V_{CC} = 5.0 V ±0.5 V. Transmission driving tests are performed at V_{CC} = 5.5 V with a 2 ms duration maximum.
- <u>7/</u> The V_{IH} and V_{IL} tests are not required if applied as forcing functions for V_{OH} and V_{OL} tests.
- 8/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at V_{IN} = V_{CC} 2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 1.6 mA; and the preferred method and limits are guaranteed.
- <u>9/</u> Three-state output conditions are required.
- <u>10</u>/ Power dissipation capacitance (C_{PD}) determines the no load dynamic power consumption, $PD = (C_{PD} + C_L) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$. The dynamic current consumption, $I_S = (C_{PD} + C_L) V_{CC}f + I_{CC} + n \times d \times \Delta I_{CC}$. For both P_D and I_S , n is the number of device inputs at TTL levels, f is the frequency of the input signal, and d is the duty cycle of the input signal.
- 11/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. H ≥ 2.5 V, L < 2.5 V; high inputs = 2.4 V and low inputs = 0.4 V. The input voltage levels have the allowable tolerances in accordance with MIL-STD-883 already incorporated.</p>
- <u>12</u>/ AC limits at $V_{CC} = 5.5$ V are equal to the limits at $V_{CC} = 4.5$ V and guaranteed by testing at $V_{CC} = 4.5$ V. Minimum ac limits for $V_{CC} = 5.5$ V are 1.0 ns and guaranteed by guardbanding the $V_{CC} = 4.5$ V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	10

Device type		All
Case outlines	E, F, and X	2
Terminal number	Terminal symbol	
1	S	NC
2	l0a	S
3	l1a	l0a
4	Za	l1a
5	l0b	Za
6	l1b	NC
7	Zb	l0b
8	GND	l1b
9	Zd	Zb
10	l1d	GND
11	l0d	NC
12	Zc	Zd
13	l1c	l1d
14	l0c	l0d
15	OE	Zc
16	V _{CC}	NC
17		l1c
18		<u>10c</u>
19		OE
20		Vcc

NC = no connection

Pin description		
Terminal symbol	Description	
S	Common data select input	
ŌĒ	Output enable control input	
10n (n = a, b, c, d)	Data inputs from source 0	
l1n (n = a, b, c, d)	Data inputs from source 1	
Zn (n = a, b, c, d)	Three-state multiplexer outputs	


FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	11


Inputs			Output	
OE	S	l0n	l1n	Zn
Н	Х	Х	Х	Z
L	Н	Х	L	L
L	Н	Х	Н	Н
L	L	L	Х	L
L	L	Н	Х	Н

H = High voltage levelL = Low voltage levelX = IrrelevantZ = High impedance


FIGURE 2. Truth table.



STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	12



APR 97



4.4 Conformance inspection. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	(in acco	ogroups ordance with 88535, table III)
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2/ 3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

1/ PDA applies to subgroup 1.

 $\frac{2}{2}$ PDA applies to subgroups 1, 7, and deltas. 3/ Delta limits, as specified in table III, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

Parameter <u>1</u> /	Symbol	Device types	Delta Limits
Supply current	Iссн, Iссь, Iccz	01	±100 nA <u>2</u> /
		02	±300 nA
Supply current delta	ΔI_{CC}	02	±0.4 mA
Input current low level	IIL	02	±20 nA
Input current high level	IIH	02	±20 nA
Output voltage low level	V _{OL}	02	±0.04 V
$(V_{CC} = 5.5 \text{ V}, I_{OL} = 24 \text{ mA})$			
Output voltage high level ($V_{CC} = 5.5 \text{ V}$, $I_{OH} = -24 \text{ mA}$)	V _{OH}	02	±0.20 V

TABLE III. Burn-in and operating life test delta parameters (+25°C).

1/ These parameters shall be recorded before and after the required burn-in and life tests to determine delta limits.

2/ The limit may not be production tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	15

- 4.4.1 Group A inspection
 - a. Tests shall be as specified in table II herein.
 - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
 - c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C_{IN} and C_{PD}, test all applicable pins on five devices with zero failures.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- b. $T_A = +125^{\circ}C$, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
- c. RHA tests for device classes M, Q, and V for levels M, D, P, L, and R shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
- d. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	16

4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A followed by extended room temperature anneal, and as specified herein:

Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:

- 1. Inputs tested high, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω ±20%, V_{IN} = 5.0 V dc +5%, R_{IN} = 1 k Ω ±20%, and all outputs are open.
- 2. Inputs tested low, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω ±20%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω ±20%, and all outputs are open.

4.4.4.1.1 <u>Accelerated aging test</u>. Accelerated aging shall be performed on classes M, Q, and V devices requiring an RHA level greater than 5K rads (Si). The post-anneal end point electrical parameter limits shall be as specified in table I herein and shall be the preirradiation end point electrical parameter limit at $25^{\circ}C \pm 5^{\circ}C$. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43216-5000, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89689
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	17

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 03-03-20

Approved sources of supply for SMD 5962-89689 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8968901EA	27014	54ACT257DMQB
5962-8968901FA	27014	54ACT257FMQB
5962-89689012A	27014	54ACT257LMQB
5962-8968901VEA	<u>3</u> /	54ACT257J-QMLV
5962-8968901VFA	<u>3</u> /	54ACT257W-QMLV
5962-8968901V2A	<u>3</u> /	54ACT257E-QMLV
5962R8968901EA	27014	54ACT257DMQB-RH
5962R8968901FA	27014	54ACT257FMQB-RH
5962R89689012A	27014	54ACT257LMQB-RH
5962R8968901VEA	27014	54ACT257JRQMLV
5962R8968901VFA	27014	54ACT257WRQMLV
5962R8968901V2A	27014	54ACT257ERQMLV
5962-8968902XA	F8859	54ACT257K02Q
5962-8968902XC	F8859	54ACT257K01Q
5962-8968902VXA	F8859	54ACT257K02V
5962-8968902VXC	F8859	54ACT257K01V

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE number	Vendor name and address
27014	National Semiconductor 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090
F8859	ST Microlelectronics 3 rue de Suisse BP4199 35041 RENNES cedex2 - France

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.