
									REVIS	IONS										
LTR					l	DESCF	RIPTIO	N					DA	ATE (YI	R-MO-I	DA)		APPR	OVED	
А	Add	device	class V	' criteria	a. Add	RHA c	data. E	ditorial	change	es throu	ghout -	- jak.		98-0	)5-29		М	onica L	. Poelk	ing
В	Add	table II,	delta I	imits. /	Add rad	diation	E F8859 feature: ents j	s for de	case ou evice ty	utlines 2 pe 01.	K and Z Update	2.	02-09-24			г	Thomas M. Hess		SS	
С	featu radia	res for	device rdness	type 02	2 in sec	ction 1.	ne X in 5. Upd ts for de	ate the	boilerp	late to	include			04-1	2-14		T	homas	M. Hes	SS
REV																				
SHEET																				
REV	В	С	С	С																
SHEET	15	16	17	18																
REV STATUS	3			REV	/		С	С	С	С	С	С	С	С	С	В	В	В	В	С
OF SHEETS				SHE	ET		1	2	3	4	4 5 6 7 8 9 10 11 12 13 14						14			
PMIC N/A				PRE	PAREI Ma		Kellehe	er		DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 <u>http://www.dscc.dla.mil</u>										
MICR	NDAF OCIR( AWIN	CUIT		CHE	CKED R	BY ay Mor	nnin													
DEPA	JSE BY	ALL NTS		APP	ROVE		l A. Fry	e		MICROCIRCUITS, DIGITAL, ADVANCED CMOS, QUAD 2-INPUT MULTIPLEXER,										
AND AGE DEPARTME						89-0	DVAL D 06-16	ATE		SIL	ICOI	N			IPUT	<sup>-</sup> S, M	IONC	DLITH	HIC	
				REV	ISION	LEVEL	C				ZE A		.GE CC 67268			59	962-	896	88	
AM	ISC N/A	Ą								SHE	ET	1		OF	18					

## 1. SCOPE

1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

#### 1.2 PIN. The PIN is as shown in the following examples.



1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ACT157	Quad 2-input multiplexer, TTL compatible inputs
02	54ACT157	Quad 2-input multiplexer, TTL compatible inputs

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

Device class	D	evice requiremen	ts documentation	
М			uirements for MIL-STD-883 dance with MIL-PRF-3853	
Q or V	Certification and	qualification to MI	L-PRF-38535	
STANDA		SIZE A		5962-89688

IANDARL Α MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS **REVISION LEVEL** COLUMBUS, OHIO 43218-3990

С

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter **Descriptive designator** Terminals Package style Е GDIP1-T16 or CDIP2-T16 16 Dual-in-line GDFP2-F16 or CDFP3-F16 F 16 Flat pack Ζ GDFP1-G16 16 Flat pack with gullwing Х CDFP3-F16 16 Flat pack 2 CQCC1-N20 20 Square leadless chip carrier 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M. 1.3 Absolute maximum ratings. 1/2/3/ DC input voltage range (V<sub>IN</sub>) ...... -0.5 V dc to V<sub>CC</sub> + 0.5 V dc DC output voltage range (V<sub>OUT</sub>) ...... -0.5 V dc to V<sub>CC</sub> + 0.5 V dc Clamp diode current (I<sub>IK</sub>, I<sub>OK</sub>)..... ±20 mA DC output current (I<sub>OUT</sub>) (per pin)......±50 mA DC V<sub>CC</sub> or GND current  $(I_{CC}, I_{GND})$  (per pin) ..... ±100 mA Lead temperature (soldering, 10 seconds): Case outline X..... +260°C All other case outlines except case X ..... +300°C 1.4 Recommended operating conditions. 2/ 3/ Input voltage range (V<sub>N</sub>)......+0.0 V dc to V<sub>CC</sub> Output voltage range (V<sub>OUT</sub>)......+0.0 V dc to V<sub>CC</sub> Case operating temperature range (T<sub>C</sub>).....--55°C to +125°C Input rise or fall times ( $V_{CC}$  = 4.5 V to 5.5 V) ( $\Delta t/\Delta V$ )...... 0 to 8 ns/V 1.5 Radiation features. Device type 01: Maximum total dose available (dose rate = 50 – 300 rads(Si)/s) ..... 100 Krads (Si) Single Event Latch-up (SEL)..... ≥100 MeV-cm<sup>2</sup>/mg Device type 02: Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the 1/ maximum levels may degrade performance and affect reliability. 2/ Unless otherwise noted, all voltages are referenced to GND. 3/ The limits for the parameters specified herein shall apply over the full specified  $V_{CC}$  range and case temperature range of -55°C to +125°C. Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in 4/ accordance with method 5004 of MIL-STD-883. SIZE STANDARD 5962-89688 Α MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS **REVISION LEVEL** SHEFT COLUMBUS, OHIO 43218-3990 C 3

# 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

## DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

## DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://assist.daps.dla.mil/quicksearch/</u> or <u>http://assist.daps.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

## ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices

(Copies of these documents are available online at <u>http://www/jedec.org</u> or from the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

### 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89688
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	4

3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 39 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89688
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	5

Test and Symbo MIL-STD-883 test method <u>1</u> /		$\begin{array}{c} \mbox{Test conditions} \  \  \underline{2} / \  \underline{3} / \\ -55^{\circ} \mbox{C} \leq \mbox{T}_{\mbox{C}} \leq +125^{\circ} \mbox{C} \\ +4.5 \  \mbox{V} \leq \mbox{V}_{\mbox{CC}} \leq +5.5 \  \mbox{V} \end{array}$		Device type and <u>4</u> /	V <sub>cc</sub>	Group A subgroups	Limi	its <u>5</u> /	Uni
_			erwise specified	device class			Min	Max	
Positive input clamp voltage	V <sub>IC+</sub>	For input under t	test, I <sub>IN</sub> = 1.0 mA	All V	0.0 V	1	0.4	1.5	V
3022	<u>6</u> / <u>7</u> /		M, D, P, L, R	01 Q,V	0.0 V	1	0.4	1.5	]
Vegative input clamp voltage	V <sub>IC-</sub>	For input under t	test, I <sub>IN</sub> = -1.0 mA	All V	Open	1	-0.4	-1.5	V
3022	<u>6</u> / <u>7</u> /		M, D, P, L, R	01 Q,V	Open	1	-0.4	-1.5	1
ligh level output voltage	V <sub>OH</sub>	$V_{IN} = V_{IH}$ minimu $I_{OH} = -50 \ \mu A$	um or V <sub>IL</sub> maximum	All All	4.5 V	1, 2, 3	4.4		V
3006	<u>6</u> / <u>7</u> / <u>8</u> /	'Un,			5.5 V	1 1	5.4		1
			M, D, P, L, R	01 Q,V	5.5 V	1	5.4		
		$V_{IN} = V_{IH}$ minimu $I_{OH} = -24$ mA	um or V <sub>IL</sub> maximum	All All	4.5 V	1, 2, 3	3.7		1
		10H	M, D, P, L, R	01 Q,V	4.5 V	1	3.7		1
				All All	5.5 V	1, 2, 3	4.7	ĺ	-
		$V_{IN} = V_{IH}$ minimu $I_{OH} = -50$ mA	um or $V_{IL}$ maximum	All	5.5 V	1, 2, 3	3.85		-
		10H - 00 HW	M, D, P, L, R	01 Q,V	5.5 V	1	3.85		
ow level output voltage	V <sub>OL</sub>	$V_{IN} = V_{IH} minimular V_{IN} = 50 \mu A$	um or V <sub>IL</sub> maximum	All	4.5 V	1, 2, 3		0.1	V
3007	<u>6/ 7/8</u> /			All	5.5 V	1 1		0.1	1
			M, D, P, L, R	01 Q,V	5.5 V	1		0.1	
		$V_{IN} = V_{IH}$ minimu $I_{OL} = 24$ mA	um or V <sub>IL</sub> maximum	All All	4.5 V	1, 2, 3		0.5	
			M, D, P, L, R	01 Q,V	4.5 V	1		0.5	
				All All	5.5 V	1, 2, 3		0.5	-
		V <sub>IN</sub> = V <sub>IH</sub> minim	um or V <sub>IL</sub> maximum	All	5.5 V	1, 2, 3		1.65	-
		I <sub>OL</sub> = 50 mA	M, D, P, L, R	01 Q,V	5.5 V	1		1.65	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89688
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	6

$\begin{array}{c c c c c c c c c c c c c c c c c c c $					nued.	<u>cs</u> - Conti	aracteristic	al performance ch	TABLE I. Electric		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Unit	/ L	imits <u>5</u> /	Li		V <sub>cc</sub>	type	≤ +125°C	$-55^{\circ}C \le T_{C}$	Symbol	MIL-STD-883
voltage $\underline{9'}$ All $\underline{5.5 V}$ $2.0$ Low level input voltage $\underline{9'}$ All $4.5 V$ $1, 2, 3$ $0.8$ Input leakage current high 3010 $\underline{6' \ Z'}$ $V_{II} = 5.5 V$ All $5.5 V$ $1.2, 3$ $1.0$ Input leakage current low 3009 $\underline{6' \ Z'}$ $V_{II} = 0.0 V$ All $5.5 V$ $1.2, 3$ $1.0$ $\mu$ Quiescent supply current high 3005 $\underline{6' \ Z'}$ $V_{II} = 0.0 V$ All $5.5 V$ $1.2, 3$ $-1.0$ $\mu$ Quiescent supply current high 3005 $Alcc$ For input under test, $V_{IN} = V_{CC} \circ 2.1 V$ All $5.5 V$ $1.2, 3$ $1.6$ $r$ Quiescent supply current high 3005 $I_{CCH}$ $\underline{6' \ Z'}$ $V_{IN} = V_{CC} \circ G G N D$ $01$ $5.5 V$ $1.2, 3$ $80$ $1$ Quiescent supply current high 3005 $I_{CCL}$ $V_{IN} = V_{CC} \circ G G N D$ $01$ $5.5 V$ $1.2, 3$ $80$ $1$ Quiescent supply current high 3005 $I_{CL}$ $V_{IN} = V_{CC} \circ G G N D$ $01$ $2.3$		lax	n Max	Min			device				_
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	V				1, 2, 3						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	V	).8		2.0	1, 2, 3						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		).8	0.8			5.5 V	/			<u>o</u> ,	voltage
$\begin{array}{ c c c c c c } \hline Input leakage current low 3009 & 6/ 7/ \\ \hline Input leakage current low 3009 & 6/ 7/ \\ \hline Quiescent supply current delta, TTL input levels 3005 & \frac{6}{7} // \frac{1}{10^{7}} \begin{array}{ c c c c } \hline For input under test, \\ V_{IN} = V_{CC} - 2.1 \lor \\ For all other inputs, \\ \hline 10^{7} & V_{IN} = V_{CC} \text{ or GND} \\ \hline 10^{7} & V_{IN} = V_{CC} \text{ or GND} \\ \hline 0005 & 0^{7} \\ \hline $	μA						All		V <sub>IN</sub> = 5.5 V		current high
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		).1	0.1			5.5 V		M, D, P, L, R		<u>6</u> / <u>7</u> /	3010
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	μA	1.0 µ	-1.(		1, 2, 3	5.5 V			V <sub>IN</sub> = 0.0 V	IIL	
$ \begin{array}{c} \begin{array}{c} \mbox{current delta,} \\ \mbox{TTL input levels} \\ 3005 \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$		).1	-0.1		1	5.5 V		M, D, P, L, R		<u>6</u> / <u>7</u> /	3009
$ \begin{array}{ c c c c c c c c } \hline M, D & 01 \\ \hline P, L, R & Q, V \\ \hline \\$	mA	.6 1	1.6		1, 2, 3	5.5 V		S,	$V_{IN} = V_{CC} - 2.1 V$ For all other inpu	<u>6/ 7</u> /	current delta, TTL input levels
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					1			M, D			
$ \begin{array}{c} \begin{array}{c} \mbox{current high}\\ \mbox{3005}\\ \mbox{3005}\\ \end{array} \\ \begin{array}{c} \mbox{$6/$ $\overline{7}'$}\\ \mbox{$100$}\\ \mbox{$100$}\\ \end{array} \\ \begin{array}{c} \mbox{$100$}\\ \mbox{$100$}\\ \mbox{$100$}\\ \end{array} \\ \begin{array}{c} \mbox{$100$}\\ $	μA				123	55V				1	Quiescent supply
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	μΛ					0.0 V	All				current high
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					-						3005
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		00	100								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	mA						Q,V	6			
$ \begin{array}{c cccc} Quiescent \ supply \\ current \ low \\ 3005 \\ \hline \\ 3005 \\ \hline \\ 005 \\ \hline \\ 005 \\ \hline \\ 000 \\ \hline 000 \\ \hline \\ 000 \\ \hline $	μA					-		M, D, P, L, R, F			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	μA	30	80		1, 2, 3	5.5 V	01				
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$					-		02		001		
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$								Ν.4	ſ		
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	mA				I						
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		3.5	3.5								
3012 $T_c = +25^{\circ}C$ All            Power dissipation $C_{PD}$ See 4.4.1c         All         5.0 V         4         70.0	μA	50	50								
	pF	5.0	8.0		4				T <sub>C</sub> = +25°C	C <sub>IN</sub>	3012
	pF	0.0	70.0		4	5.0 V	All All	MHz		C <sub>PD</sub> <u>12</u> /	Power dissipation capacitance
Functional tests $\underline{6}/\underline{7}/$ See 4.4.1b, $V_{IN} = V_{IH}$ or $V_{IL}$ All4.5 V7, 8LH3014 $\underline{13}/$ Verify output $V_{OUT}$ AllAll4.5 V7, 8LH		Н	Н	L	7, 8	4.5 V		V <sub>IH</sub> or V <sub>IL</sub>	See 4.4.1b, V <sub>IN</sub> =		
M, D, P, L, R 01 7 L H		Н	Н	L	7		01				
All 5.5 V 7, 8 L H All		Н	Н	L	7, 8	5.5 V	All				
See footnotes at end of table.		<b>i</b>								of table.	See footnotes at end
STANDARD SIZE A 5962-896	688	62-896	5962								MICRO
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL C 7		_	SHEET			REVIS		BUS	ENTER COLUM	PPLY CE	DEFENSE SUF COLUMB

	V <sub>CC</sub> ≤ +5.5 V rwise specified M, D, P, L, R	and <u>4</u> / device class All All 01 Q,V All All All	4.5 V	9 9 10, 11 9	Min 1.0 1.0 1.0	Max 9.5 9.5 11.5	ns
$R_{L} = 500\Omega$ See figure 4 $C_{L} = 50 \text{ pF}$ $R_{L} = 500\Omega$		All 01 Q,V All All All	4.5 V	9 10, 11	1.0 1.0	9.5	ns
See figure 4 $C_L = 50 \text{ pF}$ $R_L = 500\Omega$		01 Q,V All All All		10, 11	1.0		
$R_L = 500\Omega$	M, D, P, L, R	All All All				11.5	
$R_L = 500\Omega$	M, D, P, L, R	All		0			
	M, D, P, L, R			9	1.0	9.0	
		01 Q,V		9	1.0	9.0	
		All All		10, 11	1.0	11.5	
$C_{L} = 50 \text{ pF}$ $R_{I} = 500\Omega$		All	4.5 V	9	1.0	8.5	ns
See figure 4	M, D, P, L, R	01		9	1.0	8.5	
		All		10, 11	1.0	10.0	
$C_{L} = 50 \text{ pF}$ $B_{L} = 5000$		All		9	1.0	10.0	
See figure 4	M, D, P, L, R	01		9	1.0	10.0	
		All		10, 11	1.0	12.0	
$C_{L} = 50 \text{ pF}$ $B_{L} = 5000$		01	4.5 V	9	1.0	7.5	ns
See figure 4	M, D, P, L, R	01		9	1.0	7.5	
		01		10, 11	1.0	9.0	
		02		9	1.0	9.0	
		7 41		10, 11	1.0	11.0	
$C_{L} = 50 \text{ pF}$ $B_{L} = 5000$		01 All	4.5 V	9	1.0	7.5	ns
See figure 4	M, D, P, L, R	01		9	1.0	7.5	
		01		10, 11	1.0	9.0	
		02 All		9	1.0	9.0	
				10, 11	1.0	11.0	
	See figure 4 $C_{L} = 50 \text{ pF}$ $R_{L} = 500\Omega$ See figure 4 $C_{L} = 50 \text{ pF}$ $R_{L} = 500\Omega$ See figure 4 $C_{L} = 50 \text{ pF}$ $R_{L} = 500\Omega$	See figure 4M, D, P, L, R $C_L = 50 \text{ pF}$ $R_L = 500\Omega$ See figure 4M, D, P, L, R $C_L = 50 \text{ pF}$ $R_L = 500\Omega$ See figure 4M, D, P, L, R $C_L = 50 \text{ pF}$ $R_L = 500\Omega$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

TABLE I. Electrical performance characteristics - Continued
---

- <u>1</u>/ For tests not listed in the referenced MIL-STD-883 (e.g. \(\Delta\)I<sub>CC</sub>\), utilize the general test procedure under the conditions listed herein. All inputs and outputs shall be tested, as applicable, to the tests in table I herein.
- 2/ Each input/output, as applicable shall be tested at the specified temperature for the specified limits. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
  - a.  $V_{IC}$  (pos) tests, the GND terminal can be open.  $T_C = +25^{\circ}C$ .
  - b.  $V_{IC}$  (neg) tests, the V<sub>CC</sub> terminal shall be open.  $T_C$  = +25°C.
  - c. All  $I_{CC}$  and  $\Delta I_{CC}$  tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ RHA parts for device type 01 are tested at all levels M, D, P, L, and R of irradiation. Pre and post irradiation values are identical unless otherwise specified in table I.

RHA parts for device type 02 meet all levels M, D, P, L, R, and F of irradiation. However, these parts are only tested at the "F" level. Pre and post irradiation values are identical unless otherwise specified in table I.

- 4/ The word "All" in the device type and device class column, means limits for all device types and classes.
- 5/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 6/ RHA samples do not have to be tested at -55°C and +125°C prior to irradiation.
- $\underline{7}$  When performing postirradiation electrical measurements for RHA level,  $T_A = +25^{\circ}C$ . Limits shown are guaranteed at  $T_A = +25^{\circ}C \pm 5^{\circ}C$ .
- <u>8</u>/ The V<sub>OH</sub> and V<sub>OL</sub> tests shall be tested at V<sub>CC</sub> = 4.5 V. The V<sub>OH</sub> and V<sub>OL</sub> tests are guaranteed, if not tested, for V<sub>CC</sub> = 5.5 V. Limits shown apply to operation at V<sub>CC</sub> = 5.0 V  $\pm$ 0.5 V. Transmission driving tests are performed at V<sub>CC</sub> = 5.5 V with a 2 ms duration maximum. Transmission driving tests may be performed using V<sub>IN</sub> = V<sub>CC</sub> or GND. When V<sub>IN</sub> = V<sub>CC</sub> or GND is used, the test is guaranteed for V<sub>IN</sub> = 2.0 V or 0.8 V.
- <u>9</u>/ The V<sub>IH</sub> and V<sub>IL</sub> tests are not required if applied as forcing functions for V<sub>OH</sub> and V<sub>OL</sub> tests.
- <u>10</u>/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at  $V_{IN} = V_{CC} 2.1 V$  (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times  $\Delta I_{CC}$  maximum limits; and the preferred method and limits are guaranteed.
- <u>11</u>/ The maximum limit for this parameter at 100 krads (Si) is 4  $\mu$ A.
- <u>12</u>/ Power dissipation capacitance ( $C_{PD}$ ) determines the no load dynamic power consumption,  $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$  and the dynamic current consumption,  $I_S = (C_{PD} + C_L)V_{CC}f + I_{CC} + n \times d \times \Delta I_{CC}$ . For both  $P_D$  and  $I_S$ , n is the number of device inputs at TTL levels, f is the frequency of the input signal, and d is the duty cycle of the input signal.
- <u>13</u>/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. After incorporating allowable tolerances per MIL-STD-883, V<sub>IL</sub> = 0.4 V and V<sub>IH</sub> = 2.4 V. For outputs, L ≤ 0.8 V, H ≥ 2.0 V.
- <u>14</u>/ AC limits at  $V_{CC}$  = 5.5 V are equal to the limits at  $V_{CC}$  = 4.5 V and guaranteed by testing at  $V_{CC}$  = 4.5 V. Minimum ac limits for  $V_{CC}$  = 5.5 V are 1.0 ns and guaranteed by guardbanding the  $V_{CC}$  = 4.5 V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89688
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	9

Device types	01	, 02
Case outlines	E, F, X, and Z	2
Terminal number	Termina	al symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	S 10a 11a Za 10b 11b Zb GND Zd 11d 10d Zc 11c 10c E V <sub>cc</sub>   	NC S I0a I1a Za NC I0b I1b Zb GND NC Zd I1d I0d Zc NC I1c I0c E V <sub>CC</sub>

NC = no connection


Terminal descriptions		
Terminal symbol Description		
S	Select input	
Ē	Enable input (active low)	
l0n (n = a, b, c, d)	Data inputs from source 0	
l1n (n = a, b, c, d)	Data inputs from source 1	
Zn (n = a, b, c, d)	Outputs	


FIGURE 1. Terminal connections.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89688
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	10


Inputs				Outputs
Ē	S	l0n	l1n	Zn
Н	Х	Х	Х	L
L	Н	Х	L	L
L	Н	Х	Н	Н
L	L	L	Х	L
L	L	Н	Х	Н

H = High voltage level L = Low voltage level X = Irrelevant









#### 4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

#### 4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein.

### 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89688
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	14

Test requirements	Subgroups (in accordance with MIL-STD-883, mathed 5005, table l)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	method 5005, table I) Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>2</u> / <u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

TABLE II. Electrical test requirements.

 <u>1</u>/ PDA applies to subgroup 1.
 <u>2</u>/ PDA applies to subgroups 1, 7, and deltas.
 <u>3</u>/ Delta limits, as specified in table III, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

TABLE III.	Burn-in and operating	ng life test, delta	parameters (	(+25°C)

	r		
Parameter <u>1</u> /	Symbol	Device type	Delta limits
Quiescent supply current		01	±100 nA <u>2</u> /
Quiescent supply current	I <sub>CCH</sub> , I <sub>CCL</sub>	02	±300 nA
Supply current delta	$\Delta I_{CC}$	02	±0.4 mA
Input current low level	IIL	02	±20 nA
Input current high level	I <sub>IH</sub>	02	±20 nA
Output voltage low level ( $I_{OL}$ = 24 mA, $V_{CC}$ = 5.5 V)	V <sub>OL</sub>	02	±0.04 V
Output voltage high level ( $I_{OH}$ = -24 mA, $V_{CC}$ = 5.5 V)	V <sub>OH</sub>	02	±0.20 V

1/ These parameters shall be recorded before and after the required burn-in and life tests to determine delta limits.

2/ Guaranteed if not tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89688
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	15

4.4.1 Group A inspection

a. Tests shall be as specified in table II herein.

- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C<sub>IN</sub> and C<sub>PD</sub> shall be measured only for initial qualification and after process or design changes which may affect capacitance. C<sub>IN</sub> shall be measured between the designated terminal and GND at a frequency of 1 MHz. C<sub>PD</sub> shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C<sub>IN</sub> and C<sub>PD</sub>, test all applicable pins on five devices with zero failures.

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- b.  $T_A = +125^{\circ}C$ , minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
- c. RHA tests for device classes M, Q, and V for levels M, D, P, L, R, and F shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
- d. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89688
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	16

4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:

- a. Device type 01:
  - (1) Inputs tested high,  $V_{CC}$  = 5.5 V dc +5%,  $R_{CC}$  = 10  $\Omega$  +20%,  $V_{IN}$  = 5.0 V dc +5%,  $R_{IN}$  = 1 k $\Omega$  +20%, and all outputs are open.
  - (2) Inputs tested low, V<sub>CC</sub> = 5.5 V dc +5%, R<sub>CC</sub> = 10  $\Omega$  +20%, V<sub>IN</sub> = 0.0 V dc, R<sub>IN</sub> = 1 k $\Omega$  +20%, and all outputs are open.
- b. Device type 02:
  - (1) Inputs tested high,  $V_{CC}$  = 5.5 V dc ±5%,  $V_{IN}$  = 5.0 V dc +10%,  $R_{IN}$  = 1 k $\Omega$  ±20%, and all outputs are open.
  - (2) Inputs tested low,  $V_{CC}$  = 5.5 V dc ±5%,  $V_{IN}$  = 0.0 V dc,  $R_{IN}$  = 1 k $\Omega$  ±20%, and all outputs are open.

4.4.4.1.1 <u>Accelerated aging test</u>. Accelerated aging shall be performed on classes M, Q, and V devices requiring an RHA level greater than 5K rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the preirradiation end-point electrical parameter limit at  $25^{\circ}C \pm 5^{\circ}C$ . Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

### 6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89688
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	<b>17</b>

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

# 6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89688
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	18

## STANDARD MICROCIRCUIT DRAWING BULLETIN

#### DATE: 04-12-14

Approved sources of supply for SMD 5962-89688 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8968801EA	27014	54ACT157DMQB
5962-8968801FA	27014	54ACT157FMQB
5962-89688012A	27014	54ACT157LMQB
5962R8968801EA	27014	54ACT157DMQB-RH
5962R8968801FA	27014	54ACT157FMQB-RH
5962R89688012A	27014	54ACT157LMQB-RH
5962R8968801VFA	27014	54ACT157WRQMLV
5962R8968801VEA	27014	54ACT157JRQMLV
5962R8968801V2A	27014	54ACT157ERQMLV
5962R8968801VZA	27014	54ACT157WGRQMLV
5962-8968802XA	F8859	54ACT157K02Q
5962-8968802XC	F8859	54ACT157K01Q
5962-8968802VXA	F8859	54ACT157K02V
5962-8968802VXC	F8859	54ACT157K01V
5962F8968802XA	F8859	RHFACT157K02Q
5962F8968802XC	F8859	RHFACT157K01Q
5962F8968802VXA	F8859	RHFACT157K02V
5962F8968802VXC	F8859	RHFACT157K01V

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

27014

National Semiconductor 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090

F8859

ST Microlelectronics 3 rue de Suisse BP4199 35041 RENNES cedex2 - France

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.