
								F	REVISI	ONS										
LTR	DESCRIPTION						DA	ATE (Y	R-MO-I	DA)		APPROVED								
А	Change to one part one part number format. Add characteriz classes B, S, Q, and V. Add ground bounce and latch-up imr characterization. Add appendix for substitution data. Change Editorial changes throughout. – jak			munity		ce	92-12-22 Monica L. Poelkin		ing											
В	Add radiation hardness assurance limits. Editorial changes t				through	nout	jak	98-05-06 Monica L. Poelking			ing									
С	Add vendor CAGE F8859. Add device type device type 02. outline X. Add radiation features in section 1.5. Update boil MIL-PRF-38535 requirements. Editorial changes throughou			lerplate to				Thomas M. Hess												
REV																				
SHEET	1																		ļ	
REV	С	В	С																	
SHEET	15		_	С	С	С	С	С												
	1	16	17	18	C 19	C 20	C 21	C 22												
REV STATUS		16			19				С	С	С	С	С	С	С	С	C	C	С	C
REV STATUS OF SHEETS		16		18	19		21	22	C 3	C 4	C 5	C 6	C 7	C 8	C 9	C 10	C 11	C 12	C 13	C 14
		16		18 REV	19	20	21 C	22 C					_							
OF SHEETS		16		18 REV	19 / EET PAREI	20) BY	21 C	22 C 2			5	6 EFEN	7 SE SI	8 UPPL	9 .Y CE	10	11	12 -UMB	13	
OF SHEETS PMIC N/A STA MICRO	NDAR	D CUIT		18 REV SHE	19 / EET PAREI	20 D BY arcia B	21 C	22 C 2			5	6 EFEN	7 SE SI	8 UPPL	9 Y CE	10	11 R COL 218-3	12 -UMB	13	
OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWIN FOR U DEPA	NDAR OCIRO AWINO NG IS A ISE BY A	ED SUIT G VAILAR	17	18 REV SHE PRE	19 PAREC M CKED	20 D BY arcia B BY Ray M	C 1	22 C 2		MIC CM	DI DI CRO	GIRC 8-IN	SE SI DLUM http	8 UPPL IBUS 9://ww	9 Y CE, OHIO /w.ds	inter O 433 scc.dl	11 R COL 218-3: a.mil	JUMB 990	13 US	
OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWN FOR U	NDAR OCIRC AWING NG IS A SE BY A RTMEN NCIES (ED SUIT G VAILAI ALL TS DF THE	17	18 REV SHE PRE CHE	19 PAREL CKED ROVE	20 D BY arcia B BY Ray M D BY Michae	21 C 1	22 C 2		MIC CM CO	DI DI CRO	GIRC 8-IN	SE SI DLUM http	8 UPPL IBUS 9://ww	9 Y CE, OHIO /w.ds	inter O 433 scc.dl	11 R COL 218-33 a.mil	JUMB 990	13 US	
OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWIN FOR U DEPA AND AGEN DEPARTMEN	NDAR OCIRC AWING NG IS A SE BY A RTMEN NCIES (VAILAR ALL TS OF THE DEFEN	17	18 REV SHE PRE CHE	19 PAREL CKED ROVE	20 D BY arcia B BY Ray M D BY Michae APPRO 89-0	21 C 1 . Kellet Monnin I A. Fry	22 C 2		MIC CW CO SIL	DI DI CRO	CIRC 8-IN TIBL V	SE SI DLUM http	8 UPPLIBUS :://ww	9 Y CE, OHIO /w.ds	inter O 43: scc.dl	11 R COL 218-3: a.mil	JUMB 990 ANCE	us ED	

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes M, B, and Q), and space application (device classes S and V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN
 - 1.2 PIN. The PIN is as shown in the following example.



- 1.2.1 RHA designator. Device classes B, S, Q, and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ACT151	8-input multiplexer, TTL compatible inputs
02	54ACT151	8-input multiplexer, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
B, S, Q, or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
F	GDFP2-F16 or CDFP3-F16	16	Flat pack
X	CDFP4-F16	16	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes B, S, Q, and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88756
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 2

1.3 Absolute maximum ratings. 1/2/3/

Supply voltage range (V _{CC})	0.5 V dc to +6.0 V dc
DC input voltage range (V _{IN})	
DC output voltage range (V _{OUT})	0.5 V dc to V _{CC} + 0.5 V dc
DC input diode current (I_{IK}) ($V_{IN} = -0.5 \text{ V}$, $V_{IN} = V_{CC} + 0.5 \text{ V}$)	±20 mA
DC output diode current (I_{OK}) ($V_{OUT} = -0.5 \text{ V}$, $V_{OUT} = V_{CC} + 0.5 \text{ V}$)	±20 mA
DC output current (I _{OUT})	±50 mA
DC V _{CC} or GND current (I _{CC} , I _{GND})	±100 mA
Storage temperature range (T _{STG})	65°C to +150°C
Maximum power dissipation (P _D)	500 mW
Lead temperature (soldering, 10 seconds):	
Case outline X	+260°C
Other case outlines except case X	+300°C
Thermal resistance, junction-to-case (Θ_{JC})	
Junction temperature (T _J)	+175°C <u>4</u> /
Case operating temperature range (T _C)	55°C to +125°C

1.4 Recommended operating conditions. 2/3/

Supply voltage range (V_{CC}) Input voltage range (V_{IN}) Output voltage range (V_{OUT}) Maximum low level input voltage (V_{IL}) Minimum high level input voltage (V_{IH}) Case operating temperature range (T_{C})	+0.0 V dc to V _{CC} +0.0 V dc to V _{CC} 0.8 V dc2.0 V dc
Input edge rate (Δ V/ Δ t) minimum: (from V _{IN} = 0.8 V to 2.0 V, 2.0 V to 0.8 V)	24 mA

1.5 Radiation features.

Device type 01:

^{4/} Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990

SIZE A		5962-88756
	REVISION LEVEL C	SHEET 3

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} Unless otherwise specified, all voltages are referenced to GND.

^{3/} The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

EIA/JEDEC Standard No. 78 - IC Latch-up Test.

(Copies of these documents are available online at http://www.jedec.org or from Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device classes M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990

SIZE A		5962-88756
	REVISION LEVEL C	SHEET 4

- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes B, S, Q, and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.
- 3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes B, S, Q, and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes B, S, Q, and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes B, S, Q, and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes B, S, Q, and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device classes M</u>. For device classes M notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990

SIZE A		5962-88756
	REVISION LEVEL C	SHEET 5

- 3.10 <u>Microcircuit group assignment for device classes M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 39 (see MIL-PRF-38535, appendix A).
 - 3.11 Substitution. Substitution data shall be as indicated in the appendix herein.
 - 4. VERIFICATION
- 4.1 <u>Sampling and inspection</u>. For device classes B, S, Q, and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes B, S, Q, and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device classes M, B, and S.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Delete the sequence specified in 3.1.10 through 3.1.14 of method 5004 and substitute the first 7 test requirements of table II herein.
 - (4) For device class M, unless otherwise specified, the requirements for device class B in method 1015 of MIL-STD-883 shall be followed.
 - (5) Unless otherwise specified in the QM plan for static burn-in, device classes B and S, test condition A, method 1015 of MIL-STD-883, the test duration for each static test shall be 24 hours minimum for class S devices and in accordance with table I of method 1015 for class B devices.
 - (a) For static burn-in I, all inputs shall be connected to GND. Outputs may be open or connected to $V_{CC}/2 \pm 0.5 \text{ V}$. Resistors R1 are optional on both inputs and open outputs, and required on outputs when it is connected to $V_{CC}/2 \pm 0.5 \text{ V}$. R1 = 220 Ω to 47 k Ω .
 - (b) For static burn-in II, all inputs shall be connected through the R1 resistors to V_{CC} . Outputs may be open or connected to $V_{CC}/2 \pm 0.5 \text{ V}$. Resistors R1 are optional on open outputs, and required on outputs when it is connected to $V_{CC}/2 \pm 0.5 \text{ V}$. R1 = 220Ω to 47 k Ω .
 - (c) $V_{CC} = 5.5 \text{ V} + 0.5 \text{ V}, -0.0 \text{ V}.$

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88756
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 6

- (6) Unless otherwise specified in the QM plan for dynamic burn-in, device classes B and S, test condition D, method 1015 of MIL-STD-883, the following shall apply:
 - (a) Input resistors = 220Ω to $2 k\Omega \pm 20$ percent.
 - (b) Output resistors = $220\Omega \pm 20$ percent.
 - (c) $V_{CC} = 5.5 \text{ V} + 0.5 \text{ V}, -0.0 \text{ V}.$
 - (d) The E pin shall be connected through a resistor to a clock pulse (CP1). Other inputs shall be connected to V_{CC} . Outputs shall be connected through the resistors to $V_{CC}/2 \pm 0.5 \text{ V}$.
 - (e) CP1 = 25 kHz to 1 MHz square wave; duty cycle = 50 percent \pm 15 percent; V_{IH} = 4.5 V to V_{CC} , V_{IL} = 0 V \pm 0.5 V; t_r , $t_f \le 100$ ns.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. For class S devices, post dynamic burn-in, or class B devices, post static burn-in, electrical parameter measurements may, at the manufacturer's option, be performed separately or included in the final electrical parameter requirements.

4.2.2 Additional criteria for device classes B, S, Q, and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class S or V beyond the requirements of device class B or Q shall be as specified in MIL-PRF-38535, appendix B.

4.2.3 Percent defective allowable (PDA).

- a. The PDA for class S or V devices shall be 5 percent for static burn-in and 5 percent for dynamic burn-in, based on the exact number of devices submitted to each separate burn-in.
- b. Static burn-in I and II failures shall be cumulative for determining the PDA.
- c. The PDA for class B or Q devices shall be in accordance with MIL-PRF-38535 for static burn-in. Dynamic burn-in is not required.
- d. The PDA for class M devices shall be in accordance with MIL-PRF-38535, appendix A for static burn-in and dynamic burn-in.
- e. Those devices whose measured characteristics, after burn-in, exceed the specified delta limits or electrical parameter limits specified in table I, subgroup 1, are defective and shall be removed from the lot. The verified number of failed devices times 100 divided by the total number of devices in the lot initially submitted to burn-in shall be used to determine the percent defective for the lot, and the lot shall be accepted or rejected based on the specified PDA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88756
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 7

Test and MIL-STD-883 test method 1/	Symbol	Test conditions $2/3/$ -55°C \leq T _C \leq +125°C $4.5 \text{ V} \leq$ V _{CC} \leq 5.5 V unless otherwise specified		Device type and device class	V _{CC}	Group A subgroups	Limi	ts <u>4</u> /	Un
							Min	Max	
High level output voltage 3006	V _{OH1} <u>5</u> /	For all inputs affecting under test, $V_{IN} = V_{IH}$, $V_{IH} = 2.0 \text{ V}$, $V_{IL} = 0.0 \text{ V}$. For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -50 \mu A$	or V _{IL}	AII AII	4.5 V	1, 2, 3	4.4		V
	V _{OH2}	For all inputs affecting under test, $V_{IN} = V_{IH}$, $V_{IH} = 2.0 \text{ V}$, $V_{IL} = 0.0 \text{ V}$. For all other inputs	or V _{IL}	AII AII	5.5 V	1, 2, 3	5.4		
		$V_{IN} = V_{CC}$ or GND $I_{OH} = -50\mu A$	M, D, P, L, R	01 B, S, Q, V		1	5.4		
	V _{ОН3}	For all inputs affecting under test, $V_{IN} = V_{IH}$ $V_{IH} = 2.0 \text{ V}$, $V_{IL} = 0.0 \text{ V}$. For all other inputs	or V _{IL}	AII AII	4.5 V	1, 2, 3	3.7		
		$V_{IN} = V_{CC}$ or GND $I_{OH} = -24$ mA	M, D, P, L, R	01 B, S, Q, V		1	3.7		
	V _{OH4}	For all inputs affecting under test, $V_{IN} = V_{IH}$ and $V_{IH} = 2.0 \text{ V}$, $V_{IL} = 0.0 \text{ V}$. For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -24 \text{ mA}$	or V _{IL}	AII AII	5.5 V	1, 2, 3	4.7		
	V _{OH5} <u>6</u> /	For all inputs affecting under test, $V_{IN} = V_{IH}$, $V_{IH} = 2.0 \text{ V}$, $V_{IL} = 0$. For all other inputs	or V _{IL}	AII AII	5.5 V	1, 2, 3	3.85		
		$V_{IN} = V_{CC}$ or GND $I_{OH} = -50$ mA	M, D, P, L, R	01 B, S, Q, V		1	3.85		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88756
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	8

		TABLE I. Electrical	performance ch	aracteristics - (Continue	ed.			
Test and MIL-STD-883 test method 1/	Symbol	-55°C ≤ T _C ≤ 4.5 V ≤ V _{CC}	Test conditions $2/3/$ -55°C \leq T _C \leq +125°C $4.5 \text{ V} \leq$ V _{CC} \leq 5.5 V unless otherwise specified		V _{CC}	Group A subgroups	Limi	ts <u>4</u> /	Unit
							Min	Max	
Low level output voltage 3007	V _{OL1} <u>5</u> /	For all inputs affection under test, $V_{IN} = V_{IH} = 2.0 \text{ V}$, $V_{IL} = 0$. For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \mu\text{A}$	IH or VIL	AII AII	4.5 V	1, 2, 3		0.1	V
	V _{OL2}	For all inputs affecti under test, $V_{IN} = V$ $V_{IH} = 2.0 \text{ V}, V_{IL} = 0$ For all other inputs	IH or VIL	AII AII	5.5 V	1, 2, 3		0.1	
		$V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \mu A$	M, D, P, L, R	01 B, S, Q, V		1		0.1	
	V _{OL3}	For all inputs affecting output under test, V _{IN} = V _{IH} or V _{IL}		All B, S, Q, V 4	4.5 V	1, 3		0.4	
		$V_{IH} = 2.0 \text{ V}, V_{IL} = 0$ For all other inputs).8 V			2		0.5	-
		$V_{IN} = V_{CC}$ or GND		All		1		0.4	
		I _{OL} = 24 mA		M		2, 3		0.5	
			M, D, P, L, R	01 B, S, Q, V		1		0.4	
	V _{OL4}	For all inputs affecti under test, V _{IN} = V	-	All B, S, Q, V	5.5 V	1, 3		0.4	
	<u>5</u> /	$V_{IH} = 2.0 \text{ V}, V_{IL} = 0$).8 V			2		0.5	
		For all other inputs $V_{IN} = V_{CC}$ or GND		All M		1		0.4	
		I _{OL} = 24 mA				2, 3		0.5	
	V _{OL5} <u>6</u> /	For all inputs affecti under test, V _{IN} = V V _{IH} = 2.0 V, V _{IL} = 0	IH or VIL	All All	5.5 V	1, 2, 3		1.65	
		For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \text{ mA}$	M, D, P, L, R	01 B, S, Q, V		1		1.65	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88756
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	9

Test and	Symbol	Tost cond	ditions <u>2</u> / <u>3</u> /	Device	V_{CC}	Group A	Lim	its <u>4</u> /	Uni
MIL-STD-883	Symbol		πιιοπό <u>2</u> / <u>3</u> / Γ _C ≤ +125°C	type	V CC	subgroups	LIIII	1115 <u>4</u> /	OIII
test method 1/			$V_{CC} \le +5.5 \text{ V}$	and device					
		unless other	rwise specified	class			Min	Max	
Positive input	V_{IC+}	For input under t	enat	All	0.0 V	1	0.4	1.5	V
clamp voltage 3022		$I_{IN} = 1.0 \text{ mA}$	M, D, P, L, R	B, S, Q, V			0.4	1.5	
3022		IIN - 1.0 IIIA	WI, D, I , L, IX	B, S, Q, V			0.4	1.5	
Negative input	V _{IC-}			All	Open	1	-0.4	-1.5	V
clamp voltage		For input under t		B, S, Q, V					
3022		$I_{IN} = -1.0 \text{ mA}$	M, D, P, L, R	01 B S O V			-0.4	-1.5	
				B, S, Q, V					
nput current	I _{IH}	For input under t	est	All	5.5 V	1		0.1	μA
high		$V_{IN} = V_{CC}$		B, S, Q, V		2		1.0	
3010		For all other inpu	uts	All		1		0.1	
		$V_{IN} = V_{CC}$ or GN	ND	М		2, 3		1.0	
			M, D, P, L, R	01 B, S, Q, V		1		0.1	
nput current	I _{IL}	For input under t	est	All	5.5 V	1		-0.1	μΑ
low		V _{IN} = GND		B, S, Q, V		2		-1.0	
3009		For all other inpu	uts	All		1		-0.1	
		$V_{IN} = V_{CC}$ or GN	ND	М		2, 3		-1.0	
			M, D, P, L, R	01 B, S, Q, V		1		-0.1	
Quiescent supply	I _{CCH}	For all inputs		01	5.5 V	1		2.0	μA
current output		$V_{IN} = V_{CC}$ or GI	ND	B, S, Q, V		2		40.0	
high 3005				01		1		8.0	
				M		2, 3		160.0	
			02		1		2.0		
		_		All		2, 3		40.0	
			M					100.0	μ/
	1	1	_	0.4	1			4.0	1

D

P, L, R

M, D, P, L, R, F <u>7</u>/

01

B, S, Q, V

02

Q, V

1

1.0

3.5

50

mΑ

μА

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88756
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 10

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			TABLE	I. Electrical performan	ce characteristic	cs - Conti	nued.			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	MIL-STD-883	Symbol	-55 4.5	$^{\circ}$ C \leq T _C \leq +125 $^{\circ}$ C 5 V \leq V _{CC} \leq 5.5 V	type and device	V _{CC}		Lim	its <u>4</u> /	Unit
$ \begin{array}{c} \text{current output} \\ \text{low} \\ 3005 \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $								Min	Max	
Other Oth		I _{CCL}	For all i	nputs	01	5.5 V	1		2.0	μΑ
M 1 8.0 M Q2 All 2,3 160.0 Q2 All 2,3 40 M D 101 1.0 P, L, R B, S, Q, V 1 50 μA M D 01 1.0 1.0 P, L, R F // Q, V 1 50 μA M D 01 1.0 1.0 M D 01 1.2 1.0 For input under test V _{IN} = V _{CC} - 2.1 V For all inputs V _{IN} = V _{CC} or GND M 02 1, 2, 3 1.6 M, D 01 1 1.6 D D D D D D D D D D			$V_{IN} = V$	_{CC} or GND	B, S, Q, V		2		40.0	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					01		1		8.0	
$ \begin{array}{ c c c c c c c c }\hline & M & & & & & & & & & & & & & & & & & $					М		2, 3		160.0	
$ \begin{array}{ c c c c c }\hline M & 0 & 01 & 1 & 100.0 & \mu A \\ \hline D & D & 01 & 1 & 1.0 & mA \\ \hline Quiescent supply Current delta, TTL input levels 3005 \\ \hline \\ Quiescent supply Current delta, TTL input levels 3005 \\ \hline \\ & & & & & & & & & & & & & & & & &$					02		1		2.0	
$ \begin{array}{ c c c c c }\hline D & 01 & 1 & 1.0 & mA \\\hline P, L, R & B, S, Q, V & & & & & & & & & & & \\\hline Quiescent supply & Alcc & & & & & & & & & & & & & \\\hline Quiescent supply & Alcc & & & & & & & & & & & & & & \\\hline Current delta, & & & & & & & & & & & & & & & & & \\\hline TTL input levels & & & & & & & & & & & & & & & & & \\\hline 3005 & & & & & & & & & & & & & & & & & & $					All		2, 3		40	
$ \begin{array}{ c c c c c }\hline & P, L, R & B, S, Q, V \\\hline & M, D, P, L, R, F \overline{Z}/ & 02 \\\hline & Q, V & 1 & 50 & \mu A \\\hline & Quiescent supply Current delta, TTL input levels 3005 & Al_{CC} & For input under test $V_{IN} = V_{CC} - 2.1 V \\\hline & For all inputs $V_{IN} = V_{CC}$ or GND & B, S, Q, V & $1, 2 & 1.0 \\\hline & M, D & 01 & 1 & 1.6 \\\hline & M, D & 01 & 1 & 1.6 \\\hline & P, L, R & B, S, Q, V & & & & & & & & & & & & & & & & & & $				M					100.0	μΑ
$ \begin{array}{ c c c c c }\hline & & & & & & & & & & & & & & & & & & &$				D			1		1.0	mA
$ \begin{array}{ c c c c c }\hline \text{Quiescent supply} \\ \text{Current delta,} \\ \text{TTL input levels} \\ 3005 \\ \hline \\ & & & & & & & & & & & & & & & & &$				P, L, R	B, S, Q, V				3.5	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				M, D, P, L, R, F <u>7</u> /			1		50	μА
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		ΔI_{CC}	For inpu	it under test	01	5.5 V	3		1.6	mΑ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		<u>8</u> /	$V_{IN} = V$	/ _{CC} - 2.1 V	B, S, Q, V		1, 2		1.0	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			For all i	nputs	01		1, 2, 3		1.6	
$ \begin{array}{ c c c c c c } \hline & & & & & & & & & & & & & & & & & & $			$V_{IN} = V$	_{CC} or GND	М					
$ \begin{array}{ c c c c c }\hline M,D & 01 & 1 & 1.6 \\\hline P,L,R & B,S,Q,V & & & & & & & & & \\\hline \hline Input capacitance & C_{IN} & See 4.4.1c & All & GND & 4 & 10.0 & pF\\\hline 3012 & T_C = +25^\circ C & All & & & & & & \\\hline Power dissipation & C_{PD} & See 4.4.1c & All & 5.0 V & 4 & 110.0 & pF\\\hline capacitance & g/ & T_C = +25^\circ C, f = 1 \text{MHz} & All & & & & \\\hline Latch-up & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w & All & 5.5 V & 2 & 200 & mA\\\hline input/output & (O/V1) & 5 \mu s \leq t_r \leq 5 ms & B, S, Q, V & & & \\\hline & 10/ & V_{test} = 6.0 V, V_{CCQ} = 5.5 V & & & & \\\hline Latch-up & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w & All & 5.5 V & 2 & 200 & mA\\\hline Latch-up & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w & All & 5.5 V & 2 & 200 & mA\\\hline Latch-up & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w & All & 5.5 V & 2 & 200 & mA\\\hline linput/output & (O/I1+) & 5 \mu s \leq t_r \leq 5 ms & B, S, Q, V & & & \\\hline linput/output & 0/I1+) & 5 \mu s \leq t_r \leq 5 ms & B, S, Q, V & & & \\\hline linput/output & 0/I1+) & 5 \mu s \leq t_r \leq 5 ms & B, S, Q, V & & \\\hline linput/output & 0/I1+) & 5 \mu s \leq t_r \leq 5 ms & B, S, Q, V & & \\\hline linput/output & 0/I1+) & 5 \mu s \leq t_r \leq 5 ms & B, S, Q, V & \\\hline linput/output & 0/I1+) & 5 \mu s \leq t_r \leq 5 ms & B, S, Q, V & \\\hline linput/output & 0/I1+) & 5 \mu s \leq t_r \leq 5 ms & B, S, Q, V & \\\hline linput/output & 0/I1+) & 5 \mu s \leq t_r \leq 5 ms & B, S, Q, V & \\\hline linput/output & 0/I1+) & 5 \mu s \leq t_r \leq 5 ms & B, S, Q, V & B, Q, Q, V & B, Q, Q,$					02		1, 2, 3		1.6	
$ \begin{array}{ c c c c c } \hline & P, L, R & B, S, Q, V & & 3.5 \\ \hline \hline & Input capacitance \\ 3012 & T_C = +25^{\circ}C & All & GND & 4 \\ \hline \hline & Power dissipation \\ capacitance & \underline{9}/ & T_C = +25^{\circ}C, f = 1 \text{MHz} & All \\ \hline & Latch-up & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w & All \\ \hline & Input/output & (O/V1) & 5 \mu s \leq t_f \leq 5 ms \\ \hline & ver-voltage & 0/Input/output & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Latch-up & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{cool} \geq t_w \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{CC} \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{CC} \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{CC} \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{CC} \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{CC} \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{CC} \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{CC} \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{CC} \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{CC} \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{CC} \\ \hline & Input/output & I_{CC} & t_w \geq 100 \mu s, t_{CC} \\ \hline$					All					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				M, D	01		1		1.6	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				P, L, R	B, S, Q, V				3.5	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input capacitance	C _{IN}	See 4.4	.1c	All	GND	4		10.0	pF
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	3012		$T_{C} = +2$	5°C	All					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Power dissipation	C _{PD}	See 4.4	.1c	All	5.0 V	4		110.0	pF
$\begin{array}{llllllllllllllllllllllllllllllllllll$	capacitance	<u>9</u> /	$T_{C} = +2$	5°C, f = 1 MHz	All					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Latch-up	I _{CC}	t _w ≥ 100	μ s, $t_{cool} \ge t_{w}$	All	5.5 V	2		200	mA
	input/output	(O/V1)	5 μs ≤ t	. ≤ 5 ms	B, S, Q, V					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	over-voltage		5 μs ≤ t	: ≤ 5 ms						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		<u>10</u> /	$V_{test} = 6$	$.0 \text{ V}, \text{ V}_{\text{CCQ}} = 5.5 \text{ V}$						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{over} = 1$	10.5 V						
$\begin{array}{lll} \text{input/output} & \text{(O/I1+)} & 5 \ \mu\text{s} \leq t_r \leq 5 \ \text{ms} \\ \text{positive over-} & 5 \ \mu\text{s} \leq t_f \leq 5 \ \text{ms} \\ \text{current} & \frac{10}{\text{V}} & \text{V}_{\text{test}} = 6.0 \ \text{V}, \ \text{V}_{\text{CCQ}} = 5.5 \ \text{V} \\ \text{I}_{\text{trigger}} = +120 \ \text{mA} \end{array}$			See 4.4	.1b						
positive over- $ \begin{array}{ccccccccccccccccccccccccccccccccccc$	Latch-up	I _{CC}	$t_w \ge 100$	μ s, $t_{cool} \ge t_w$		5.5 V	2		200	mA
current $\frac{10}{\text{V}_{\text{test}}} = 6.0 \text{ V}, \text{V}_{\text{CCQ}} = 5.5 \text{ V}$ $\text{I}_{\text{trigger}} = +120 \text{ mA}$		(O/I1+)	5 μs ≤ t	. ≤ 5 ms	B, S, Q, V					
I _{trigger} = +120 mA	positive over-		5 μs ≤ t	: ≤ 5 ms						
	current	<u>10</u> /	$V_{test} = 6$	$.0 \text{ V}, \text{ V}_{\text{CCQ}} = 5.5 \text{ V}$						
			I _{trigger} =	+120 mA						
			See 4.4	.1b						

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88756
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	11

		TABLE I. Electrical performance ch	naracteristics -	Continue	d.			
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $\underline{2}/\underline{3}/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V unless otherwise specified	Device type and device class	V _{CC}	Group A subgroups	Lim Min	its <u>4</u> /	Unit
Latch-up	I _{CC}	$t_{w} \ge 100 \ \mu s, \ t_{cool} \ge t_{w}$	All	5.5 V	2	141	200	mA
input/output negative over- current	(O/I1-)	$\begin{array}{l} 5~\mu s \leq t_r \leq 5~ms \\ 5~\mu s \leq t_f \leq 5~ms \\ V_{test} = 6.0~V,~V_{CCQ} = 5.5~V \\ I_{trigger} = \text{-}120~mA \end{array}$	B, S, Q, V	0.0	_		200	
Latch-up supply	I _{CC}	See 4.4.1b $t_w \ge 100 \ \mu s, \ t_{cool} \ge t_w$	All	5.5 V	2		100	mA
over-voltage	(O/V2)	$\begin{array}{l} t_w \geq 100 \; \mu s, \; t_{cool} \geq t_w \\ 5 \; \mu s \leq t_r \leq 5 \; ms \\ 5 \; \mu s \leq t_f \leq 5 \; ms \\ V_{test} = 6.0 \; V, \; V_{CCQ} = 5.5 \; V \\ V_{over} = 9.0 \; V \\ See \; 4.4.1b \end{array}$	B, S, Q, V	3.3 V	2		100	
Functional tests 3014	11/	$V_{IL} = 0.40 \text{ V}$ $V_{IH} = 2.40 \text{ V}$ Verify output V_{OUT}	All All	4.5 V	7, 8	L	Н	
		See 4.4.1e M, D, P, L, R	01 B, S, Q, V		7	L	Н	
		$V_{IL} = 0.40 \text{ V}$ $V_{IH} = 2.40 \text{ V}$ Verify output V_{OUT} See 4.4.1e	All M	5.5 V	7, 8	L	Н	
Propagation delay time, select to	t _{PHL1} , t _{PLH1}	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	All B, S, Q, V	4.5 V	9, 11	1.0	16.0	ns
ou <u>tp</u> ut, Sn to Z		See figure 4			10	1.0	20.0	
or Z 3003	<u>12</u> / <u>13</u> /		AII M		9 10, 11	1.0	16.0 20.0	
		M, D, P, L, R	01 B, S, Q, V	4.5 V	9	1.0	16.0	
Propagation delay time, data to	t _{PHL2} , t _{PLH2}	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	All B, S, Q, V	4.5 V	9, 11	1.0	13.0	ns
output, Im to Z		See figure 4			10	1.0	16.0	
or Z 3003	<u>12</u> / <u>13</u> /		All M		9 10, 11	1.0	13.0 16.0	
		M, D, P, L, R	01 B, S, Q, V		9	1.0	13.0	
Propagation delay time, enable to	t _{PHL3} , t _{PLH3}	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	All B, S, Q, V	4.5 V	9, 11	1.0	10.5	ns
ou <u>tp</u> ut, E to Z		See figure 4			10	1.0	12.5	
or Z 3003	<u>12</u> / <u>13</u> /		All M		9 10, 11	1.0	10.5 12.5	
		M, D, P, L, R	01 B, S, Q, V		9	1.0	10.5	

See footnotes on next sheet.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88756
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 12

TABLE I. Electrical performance characteristics - Continued.

- 1/ For tests not listed in MIL-STD-883 [e.g. I_{CC}(O/V1)], utilize the general test procedure under the conditions listed herein. All inputs and outputs shall be tested, as applicable, to the tests in table I herein.
- 2/ Each input/output, as applicable shall be tested at the specified temperature for the specified limits. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
 - a. V_{IC} (pos) tests, the GND terminal can be open. T_{C} = +25°C.
 - b. V_{IC} (neg) tests, the V_{CC} terminal shall be open. T_{C} = +25°C.
 - c. All I_{CC} and ΔI_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ RHA parts for device type 01 are tested at all levels M, D, P, L, and R of irradiation. Pre and post irradiation values are identical unless otherwise specified in table I.

RHA parts for device type 02 meet all levels M, D, P, L, R, and F of irradiation. Pre and post irradiation values are identical unless otherwise specified in table I.

When performing post irradiation electrical measurements for any RHA level for any device, $T_A = +25$ °C.

- 4/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 5/ For device classes B, S, Q, and V, this test is guaranteed, if not tested, to the limits specified in table I.
- $\underline{6}$ / Transmission driving tests are performed at V_{CC} = 5.5 V dc with a 2 ms duration maximum. This test may be performed using $V_{IN} = V_{CC}$ or GND. When $V_{IN} = V_{CC}$ or GND is used, the test is guaranteed for V_{IN} = 2.0 V or 0.8 V.
- 7/ The maximum limit for this parameter at 100 krads (Si) is $2 \mu A$.
- 8/ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0.0 V or V_{CC}. This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at V_{IN} = V_{CC} 2.1 V (alternate method). Classes B, S, Q, and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limits is equal to the number of inputs at a high TTL input level times ΔI_{CC} maximum limit; and the preferred method and limits are guaranteed.
- $\underline{9}$ / Power dissipation capacitance (C_{PD}) determines the no load dynamic power consumption (P_D) and the dynamic current consumption (I_S), where:

 $P_{D} = (C_{PD} + C_{L}) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$

 $I_S = (C_{PD} + C_L) V_{CC} f + I_{CC} + (n \times d \times \Delta I_{CC})$ f is the frequency of the input signal; n is the number of device inputs at TTL levels; d is the duty cycle of the input signal; and C_L is the external output load capacitance.

- $\underline{10}$ / See EIA/JEDEC Standard No. 78 for electrically induced latch-up test methods and procedures. The values listed for $I_{trigger}$ and V_{over} are to be accurate within ± 5 percent.
- 11/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. H ≥ 2.5 V, L < 2.5 V; high inputs = 2.4 V and low inputs = 0.4 V. The input voltage levels have the allowable tolerances in accordance with MIL-STD-883 already incorporated.</p>
- 12/ Device classes B, S, Q, and V are tested at V_{CC} = 4.5 V at T_C = +125°C for sample testing and at V_{CC} = 4.5 V at T_C = +25°C for screening. Other voltages of V_{CC} and temperatures are guaranteed, if not tested to the limits specified in table I (see 4.4.1d).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88756
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	13

TABLE I. <u>Electrical performance characteristics</u> - Continued.

AC limits at V_{CC} = 5.5 V are equal to the limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. Minimum ac limits for V_{CC} = 5.5 V are 1.0 ns and guaranteed by guardbanding the V_{CC} = 4.5 V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

Device types	01 ar	nd 02
Case outlines	E, F, and X	2
Terminal number	Terminal s	symbol
1	13	NC
2	12	13
3	I1	12
4	10	I1
5	Z	10
6	<u>Z</u> <u>Z</u> E	NC
7	Ē	Z
8	GND	Z <u>Z</u> E
9	S2	Ē
10	S1	GND
11	S0	NC
12	17	S2
13	16	S1
14	15	S0
15	14	17
16	V_{CC}	NC
17		16
18		15
19		14
20		V_{CC}

NC = No connection.

Terminal description				
Terminal symbol	Description			
Im $(m = 0 \text{ to } 7)$	Data inputs			
Sn (n = 0 to 2)	Asynchronous select control inputs			
_ E	Enable control input (active low)			
z, <u>z</u>	Outputs (noninverting, inverting)			

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88756
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 14

Device types 01 and 02					
	Inp	uts		Out	puts
	S2	S1	S0	Z	Z
H L L L L	X L L L H H H H H	X	X L H L H L H L H	H 10 11 12 13 14 15 16 17	L 10 11 12 13 14 15 16

H - High level voltage L = Low level voltage X = Irrelevant

FIGURE 2. Truth Table.




FIGURE 3. Logic diagram.

5962-88756

15

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 1





FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88756
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	16



NOTES:

- 1. $C_L = 50 \text{ pF minimum or equivalent (includes test jig and probe capacitance)}$.
- 2. $R_T = 50\Omega$ or equivalent, $R_L = 500\Omega$ or equivalent.
- 3. Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to 3.0 V; PRR \leq 10 MHz; $t_r \leq$ 3.0 ns; $t_f \leq$ 3.0 ns; t_r and t_f shall be measured from 0.3 V to 2.7 V and from 2.7 V to 0.3 V, respectively; duty cycle = 50 percent.
- 4. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 5. The outputs are measured one at a time with one transition per measurement.

FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88756
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 17

TABLE II. Electrical test requirements.

Test requirements	Subgroups 1/ (in accordance with MIL-STD-883, method 5005, table I)	Subgroups <u>1/</u> (in accordance with MIL-PRF-38535, table III)			
	Device class M	Device <u>2</u> / class B	Device <u>2</u> / class S	Device class Q	Device class V
Interim electrical parameters, method 5004		1	1	1	1
Static burn-in I, method 1015 (see 4.2.1a)	<u>3</u> /	Not required	Required 4/	Not required	Required <u>4</u> /
Interim electrical parameters, method 5004 (see 4.2.1b)			1 <u>5</u> /		1 <u>5</u> /
Static burn-in II, method 1015 (see 4.2.1a)	<u>3</u> /	Required <u>6</u> /	Required 4/	Required <u>6</u> /	Required <u>4</u> /
Interim electrical parameters, method 5004 (see 4.2.1b)		1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /
Dynamic burn-in I, method 1015 (see 4.2.1a)	<u>3</u> /	Not required	Required <u>4</u> /	Not required	Required <u>4</u> /
Interim electrical parameters, method 5004 (see 4.2.1b)			1 <u>5</u> /		1 <u>5</u> /
Final electrical parameters, method 5004	<u>2</u> / 1,2,3, 7,8,9	<u>2</u> / <u>6</u> / 1,2, 7,9	1,2,7,9 <u>2</u> /	<u>2</u> / <u>6</u> / 1,2,3, 7,8,9,10,11	2/ 1,2,3 7,8,9,10,11
Group A test requirements method 5005 (see 4.4.1)	1,2,3,4,7, 8,9,10,11	1,2,3,4,7, 8,9,10,11	1,2,3,4,7, 8,9,10,11	1,2,3,4,7, 8,9,10,11	1,2,3,4,7, 8,9,10,11
Group B end point electrical parameters, method 5005 (see 4.4.2)			<u>5</u> / 1,2,3,7, 8,9,10,11		
Group C end-point electrical parameters, method 5005 (see 4.4.3)	1,2,3	1,2 <u>5</u> /		1,2,3 <u>5</u> /	<u>5</u> / 1,2,3,7, 8,9,10,11
Group D end-point electrical parameters, method 5005 (see 4.4.4)	1,2,3	1,2	1,2,3	1,2,3	1,2,3
Group E end-point electrical parameters, method 5005 (see 4.4.5)	1,7,9	1,7,9	1,7,9	1,7,9	1,7,9

- Blank spaces indicate tests are not applicable.
- PDA applies to subgroup 1 (see 4.2.3). For device classes S and V, PDA applies to subgroups 1 and 7 (see 4.2.3).
- The burn-in shall meet the requirements of 4.2.1a herein.
- 2/ 3/ 4/ On all class S lots, the device manufacturer shall maintain read-and-record data (as a minimum on disk) for burn-in electrical parameters (group A, subgroup 1), in accordance with method 5004 of MIL-STD-883. For pre-burn-in and interim electrical parameters, the read-and-record requirements are for delta measurements only.
- Delta limits shall be required only on table I, subgroup 1. The delta values shall be computed with reference to the previous interim electrical parameters. The delta limits are specified in table III.
- The device manufacturer may, at his option, either complete subgroup 1 electrical parameter measurements, including delta measurements, within 96 hours after burn-in completion (removal of bias) or may complete subgroup 1 electrical measurements without delta measurements within 24 hours after burn-in completion (removal of bias). When the manufacturer elects to perform the subgroup 1 electrical parameter measurements without delta measurements, there is no requirement to perform the pre-burn-in electrical tests (first interim electrical parameters test in table II).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88756
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	18

TABLE III. Burn-in and operating life test, delta parameters (+25°C).

Parameter 1/	Symbol	Device types	Delta limits
Supply current	I _{CCH} , I _{CCL}	01	±100 nA <u>2</u> /
		02	±300 nA
Supply current delta	Δl_{CC}	02	±0.4 mA
Input current low level	I _{IL}	02	±20 nA
Input current high level	I _{IH}	02	±20 nA
Output voltage low level	V _{OL}	02	±0.04 V
$V_{CC} = 5.5 \text{ V}, I_{OL} = 24 \text{ mA}$			
Output voltage high level	V _{OH}	02	±0.20 V
$V_{CC} = 5.5 \text{ V}, I_{OH} = -24 \text{ mA}$			

- 1/ These parameters shall be recorded before and after the required burn-in and life tests to determine delta limits.
- 2/ Guaranteed, if not tested.
- 4.3 <u>Qualification inspection for device classes B, S, Q, and V.</u> Qualification inspection for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes B, S, Q, and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Latch-up tests are required for device classes B, S, Q, and V. These tests shall be performed only for initial qualification and after process or design changes which may affect the performance of the device. Latch-up tests shall be considered destructive. For latch-up tests, test all applicable pins on five devices with zero failures.
- c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C_{IN} and C_{PD} , test all applicable pins on five devices with zero failures.
- d. For device classes B, S, Q, and V, subgroups 9 and 11 tests shall be measured only for initial qualification and after process or design changes which may affect dynamic performance.
- e. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table on figure 2 herein. The test vectors used to verify the truth table shall test all possible input to output logic patterns. For device classes B, S, Q and V, subgroups 7 and 8 tests shall include verifying the functionality of the device
- 4.4.2 <u>Group B inspection.</u> When applicable, the group B inspection end-point electrical parameters shall be as specified in table II herein. For device class S steady-state life tests, the test circuit shall be maintained by the manufacturer and shall be made available to the acquiring or preparing activity upon request.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-88756
		REVISION LEVEL C	SHEET 19

- 4.4.3 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.3.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.3.2 Additional criteria for device classes B, S, Q, and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-PRF-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - 4.4.4 Group D inspection. Group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes B, S, Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C, after exposure, to the subgroups specified in table II herein.
 - c. RHA tests for device classes M, B, S, Q, and V for levels M, D, P, L, R, and F shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
 - d. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table II herein.
- 4.4.5.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:
 - a. Device type 01:
 - (1) Inputs tested high, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω ±20%, V_{IN} = 5.0 V dc +5%, R_{IN} = 1 k Ω ±20%, and all outputs are open.
 - (2) Inputs tested low, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω ±20%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω ±20%, and all outputs are open.
 - b. Device type 02:
 - (1) Inputs tested high, $V_{CC} = 5.5 \text{ V}$ dc $\pm 5\%$, $V_{IN} = 5.0 \text{ V}$ dc $\pm 10\%$, $R_{IN} = 1 \text{ k}\Omega \pm 20\%$, and all outputs are open.
 - (2) Inputs tested low, V_{CC} = 5.5 V dc ±5%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω ±20%, and all outputs are open.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-88756
		REVISION LEVEL C	SHEET 20

- 4.4.5.1.1 Accelerated aging test. Accelerated aging shall be performed on class M, B, S, Q, and V devices requiring an RHA level greater than 5K rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at 25°C $\pm 5^{\circ}\text{C}$. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows.
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes B, S, Q, and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device classes B and Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, P.O. Box 3990, Columbus, Ohio 43218-3990 or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes B, S, Q, and V</u>. Sources of supply for device classes B, S, Q, and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

5962-88756

21

SHEET

STANDARD MICROCIRCUIT DRAWING	SIZE A	
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C

APPENDIX A

A.1 SCOPE

A.1.1 <u>Scope</u>. This appendix contains the PIN substitution information to support the one part-one part number system. For new designs, after the date of this document the new PIN shall be used in lieu of the old PIN. For existing designs prior to the date of this document, the new PIN can be used in lieu of the old PIN. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance. The PIN substitution data shall be as follows.

A.2 APPLICABLE DOCUMENTS. This section is not applicable to this appendix.

Old PIN

A.3 SUBSTITUTION DATA

New PIN

<u> </u>	<u> </u>
5962-8875601MEA	5962-8875601EA
5962-8875601MFA	5962-8875601FA
5962-8875601M2A	5962-88756012A

STANDARD		
MICROCIRCUIT DRAWING		
DEFENSE SUPPLY CENTER COLUMBUS		
COLUMBUS, OHIO 43218-3990		

SIZE A		5962-88756
	REVISION LEVEL C	SHEET 22

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 04-12-01

Approved sources of supply for SMD 5962-88756 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/SMCR/.

Vendor CAGE number	Vendor similar PIN <u>2</u> /
<u>3</u> /	54ACT151DMQB
<u>3</u> /	54ACT151FMQB
<u>3</u> /	54ACT151LMQB
27014	54ACT151DMQB
27014	54ACT151FMQB
27014	54ACT151LMQB
<u>3</u> /	JM54ACT151BEA
<u>3</u> /	JM54ACT151BFA
<u>3</u> /	JM54ACT151B2A
<u>3</u> /	JM54ACT151SEA
<u>3</u> /	JM54ACT151SFA
<u>3</u> /	JM54ACT151S2A
27014	JM54ACT151BEA-R
27014	JM54ACT151BFA-R
27014	JM54ACT151B2A-R
27014	JM54ACT151SEA-R
27014	JM54ACT151SFA-R
27014	JM54ACT151S2A-R
	27014 27014 27014 27014 27014 27014 27014 27014 27014 27014 27014 27014 27014

See footnotes on next sheet.

STANDARD MICROCIRCUIT DRAWING BULLETIN - Continued.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8875602QXA	F8859	54ACT151K02Q
5962-8875602QXC	F8859	54ACT151K01Q
5962-8875602VXA	F8859	54ACT151K02V
5962-8875602VXC	F8859	54ACT151K01V
5962F8875602QXA	F8859	RHFACT151K02Q
5962F8875602QXC	F8859	RHFACT151K01Q
5962F8875602VXA	F8859	RHFACT151K02V
5962F8875602VXC	F8859	RHFACT151K01V

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

 Vendor CAGE
 Vendor name

 number
 and address

27014 National Semiconductor

2900 Semiconductor Drive

P.O. Box 58090

Santa Clara, CA 95052-8090

F8859 ST Microelectronics

3 rue de Suisse

BP4199

35041 RENNES cedex2-FRANCE

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.