

RoHS

HALOGEN


FREE GREEN



www.vishay.com

## Vishay Semiconductors

# RGBW Color Sensor With I<sup>2</sup>C Interface



#### **DESCRIPTION**

VEML6040 color sensor senses red, green, blue, and white light and incorporates photodiodes, amplifiers, and analog / digital circuits into a single chip using CMOS process. With the color sensor applied, the brightness, and color temperature of backlight can be adjusted base on ambient light source that makes panel looks more comfortable for end user's eyes. VEML6040's adoption of Filtron<sup>TM</sup> technology achieves the closest ambient light spectral sensitivity to real human eye responses.

VEML6040 provides excellent temperature compensation capability for keeping the output stable under changing temperature. VEML6040's function are easily operated via the simple command format of I<sup>2</sup>C (SMBus compatible) interface protocol. VEML6040's operating voltage ranges from 2.5 V to 3.6 V. VEML6040 is packaged in a lead (Pb)-free 4 pin OPLGA package which offers the best market-proven reliability.

#### **FEATURES**

- Package type: surface mount
- Dimensions (L x W x H in mm): 2.0 x 1.25 x 1.0
- Integrated modules: color sensor (RGBW) and signal conditioning IC
- Filtron<sup>TM</sup> technology provides a spectrum matching real human eye responses
- Supports low transmittance (dark) lens design
- · Fluorescent light flicker immunity
- Provides 16-bit resolution for each channel (R, G, B, W)
- Selectable maximum detection range (515.4, 1031, 2062, 4124, 8248, or 16 496) lux with highest sensitivity 0.007865 lux/step
- · Package: OPLGA
- Temperature compensation: -40 °C to +85 °C
- Low power consumption I<sup>2</sup>C (SMBus compatible) interface
- Floor life: 168 h, MSL 3, according to J-STD-020
- Output type: I<sup>2</sup>C bus
- Operation voltage: 2.5 V to 3.6 V
- Material categorization: for definitions of compliance please see <a href="https://www.vishay.com/doc?99912"><u>www.vishay.com/doc?99912</u></a>

### **APPLICATIONS**

- Handheld device
- Notebook
- Consumer device
- · Industrial and mechanical application

PRODUCT SUMMARY								
PART NUMBER	OPERATING VOLTAGE RANGE (V)	I <sup>2</sup> C BUS VOLTAGE RANGE (V)	PEAK SENSITIVITY (nm)	RANGE OF SPECTRAL BANDWIDTH $\Lambda_{0.5}$ (nm)	OUTPUT CODE			
VEML6040	2.5 to 3.6	1.7 to 3.6	650, 550, 450 (R, G, B)	± 35, ± 35, ± 40 (R, G, B)	16 bit, I <sup>2</sup> C			

#### Note

(1) Adjustable through I<sup>2</sup>C interface

ORDERING INFORMATION			
ORDERING CODE	PACKAGING	VOLUME (1)	REMARKS
VEML6040A3OG	Tape and reel	MOQ: 2500 pcs	2.0 mm x 1.25 mm x 1.0 mm

#### Note

(1) MOQ: minimum order quantity






# Vishay Semiconductors

ABSOLUTE MAXIMUM RATINGS (T <sub>amb</sub> = 25 °C, unless otherwise specified)							
PARAMETER	TEST CONDITION	SYMBOL	MIN.	MAX.	UNIT		
Supply voltage		V <sub>DD</sub>	0	3.6	V		
Operation temperature range		T <sub>amb</sub>	-40	+85	°C		
Storage temperature range		T <sub>stg</sub>	-40	+85	°C		

<b>RECOMMENDED OPERATING CONDITIONS</b> (T <sub>amb</sub> = 25 °C, unless otherwise specified)							
PARAMETER	TEST CONDITION	SYMBOL	MIN.	MAX.	UNIT		
Supply voltage		V <sub>DD</sub>	2.5	3.6	V		
Operation temperature range		T <sub>amb</sub>	-40	+85	°C		
I <sup>2</sup> C bus operating frequency		f <sub>(I2CCLK)</sub>	10	400	kHz		

PIN DESCRIPTIONS								
PIN ASSIGNMENT	SYMBOL	TYPE	FUNCTION					
1	GND	I	Ground					
2	SDAT	I / O (open drain)	I <sup>2</sup> C data bus data input / output					
3	SCLK	I	I <sup>2</sup> C digital bus clock input					
4	V <sub>DD</sub>	I	Power supply input					

## **BLOCK DIAGRAM**







# Vishay Semiconductors

BASIC CHARACTERISTICS (T <sub>amb</sub> = 25 °C, unless otherwise specified)								
PARAMETER		TEST CONDITION	SYMBOL	MIN.	TYP.	MAX.	UNIT	
Supply voltage			$V_{DD}$	2.5	-	3.6	V	
Supply current			I <sub>DD</sub>	-	200	-	μΑ	
	Logic high	V - 2.2 V	V <sub>IH</sub>	1.5	-	-	V	
12C signal input	Logic low	$V_{DD} = 3.3 \text{ V}$	V <sub>IL</sub>	-	-	0.8	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
I <sup>2</sup> C signal input	Logic high	V - 2 6 V	V <sub>IH</sub>	1.4	-	-	V	
	Logic low	$V_{DD} = 2.6 \text{ V}$	V <sub>IL</sub>	-	-	0.6	]	
			$\lambda_{PR}$	-	650	-	nm	
Peak sensitivity wa	velength		$\lambda_{PG}$	-	550	-	nm	
			λ <sub>PB</sub>	-	450	-	nm	
		λ <sub>PR</sub> = 619 nm <sup>(3)</sup>		-	96	-		
Irradiance respons	ivity	λ <sub>PG</sub> = 518 nm <sup>(3)</sup>		-	74	-	counts/(µW/cm²)	
		λ <sub>PB</sub> = 467 nm <sup>(3)</sup>		-	56	-		
Detectoble intensit	Minimum	G channel, I <sub>T</sub> = 1280 ms <sup>(1)(2)</sup>		-	0.007865	-	ls.	
Detectable intensit	Maximum	G channel, I <sub>T</sub> = 40 ms <sup>(1)(2)</sup>		-	16 496	-	- lx	
Dark offset		G channel, I <sub>T</sub> = 80 ms <sup>(1)</sup>		0	-	3		
Operating temperature range			T <sub>amb</sub>	-40	-	+85	°C	
Shutdown current		Light condition = dark, V <sub>DD</sub> = 3.6 V	I <sub>DD</sub>	-	800	-	nA	

#### Notes

<sup>(1)</sup> Test condition:  $V_{DD} = 3.3 \text{ V}$ , temperature: 25 °C

(2) Light source: white LED

(3) LED spectrum given in fig. 1; IT = 160 ms





Fig. 1 - Normalized Spectral Response of Used LEDs for Measuring the Irradiance Responsivity



# Vishay Semiconductors

I <sup>2</sup> C BUS TIMING CHARACTERISTICS (T <sub>amb</sub> = 25 °C, unless otherwise specified)								
PARAMETER	SYMBOL	STANDARD MODE		FAST	UNIT			
PARAMETER	STIVIBUL	MIN.	MAX.	MIN.	MAX.	UNIT		
Clock frequency	f <sub>(SMBCLK)</sub>	10	100	10	400	kHz		
Bus free time between start and stop condition	t <sub>(BUF)</sub>	4.7	=	1.3	-	μs		
Hold time after (repeated) start condition; after this period, the first clock is generated	t <sub>(HDSTA)</sub>	4.0	-	0.6	-	μs		
Repeated start condition setup time	t <sub>(SUSTA)</sub>	4.7	-	0.6	-	μs		
Stop condition setup time	t <sub>(SUSTO)</sub>	4.0	-	0.6	-	μs		
Data hold time	t <sub>(HDDAT)</sub>	300	-	90	-	ns		
Data setup time	t <sub>(SUDAT)</sub>	250	-	100	-	ns		
I <sup>2</sup> C clock (SCK) low period	t <sub>(LOW)</sub>	4.7	-	1.3	-	μs		
I <sup>2</sup> C clock (SCK) high period	t <sub>(HIGH)</sub>	4.0	-	0.6	-	μs		
Detect clock / data low timeout	t <sub>(TIMEOUT)</sub>	25	35	-	-	ms		
Clock / data fall time	t <sub>(F)</sub>	-	300	-	300	ns		
Clock / data rise time	t <sub>(R)</sub>	-	1000	-	300	ns		







Fig. 2 - I<sup>2</sup>C Bus Timing Diagram



# Vishay Semiconductors

#### PARAMETER TIMING INFORMATION







Fig. 3 - I<sup>2</sup>C Bus Timing for Sending Word Command Format






Fig. 4 - I<sup>2</sup>C Bus Timing for Receiving Word Command Format



# Vishay Semiconductors

## **TYPICAL PERFORMANCE CHARACTERISTICS** (T<sub>amb</sub> = 25 °C, unless otherwise specified)




Fig. 5 - Normalized Spectral Response




Fig. 6 - Normalized Output vs. View Angle

#### **APPLICATION INFORMATION**

#### Pin Connection with the Host

VEML6040 integrates R, G, B, and W sensor together with I<sup>2</sup>C interface. It is very easy for the baseband (CPU) to access VEML6040 output data via I<sup>2</sup>C interface without extra software algorithms. The hardware schematic is shown in the following diagram.

The 0.1  $\mu$ F capacitor near the  $V_{DD}$  pin is used for power supply noise rejection. The 2.2  $k\Omega$ s are suitable for the pull-up resistors of  $l^2C$ .




Fig. 7 - Hardware Pin Connection Diagram



## Vishay Semiconductors

## **Digital Interface**

The VEML6040 contains a CONF register (00h) used for operation control and parameter setup. Measurement results are stored in four separate registers, one each for red, green, blue, and white respectively (08h to 0Bh). All registers are accessible via I<sup>2</sup>C communication. Figure 8 shows the basic I<sup>2</sup>C communication with the VEML6040. Each of the registers in the VEML6040 are 16 bit wide, so 16 bit should be written when a write command is sent, and 16 bit should be read when a read command is sent.

The built in I<sup>2</sup>C interface is compatible with I<sup>2</sup>C modes "standard" and "fast": 100 kHz to 400 kHz




Fig. 8 - Command Protocol Format

#### Note

Please note the repeat start condition when data is read from the sensor. A stop condition should not be sent here.

#### Slave Address and Function Description

VEML6040 uses 10h slave address for 7-bit I2C addressing protocol. VEML6040 has 16-bit resolution for each channel (R, G, B, and W) that provides sensitivity up to 0.0056 lux/step for G, which is advantageous under a low transmittance lens design (dark lens).

TABLE 1	ABLE 1 - SLAVE ADDRESS AND COMMAND CODE DESCRIPTION											
	SLAVE ADDRESS 0x10											
COMMAND	DATE BYTE	REGISTER	R/W				E	BIT				
CODE	LOW / HIGH	IGH NAME 1 17 W	11 / 44	7	6	5	4	3	2	1	0	
00h	L	CONF	R/W	0		IT (2:0)		0	TRIG	AF	SD	
OOH	Н	Reserved	R/W	Reserved	d							
01h to 07h	L	Reserved	R/W	Reserved	d							
011110 0711	Н	Reserved	R/W	Reserved	d							
08h	L	R_DATA	R	R_Data (	7 : 0)							
UOII	Н	R_DATA	R	R_Data (	15 : 8)							
09h	L	G_DATA	R	G_Data (	7 : 0)							
0911	Н	G_DATA	R	G_Data (	15 : 8)							
0Ah	L	B_DATA	R	B_Data (7 : 0)								
UAII	Н	B_DATA	R	B_Data (15 : 8)								
0Bh	L	W_DATA	R	W_Data (	W_Data (7 : 0)							
UDII	Н	W_DATA	R	W_Data (	(15 : 8)							

#### Note

Slave address is 7-bit addressing protocol

P = stop condition

A = acknowledge

Shaded area = VEML6040 acknowledge



# **VEML6040**

www.vishay.com

# Vishay Semiconductors

## **Configuration Register Format**

VEML6040 has a 16-bit configuration register for controlling. The description of each command format is shown in the following tables.

TABLE 2-1	TABLE 2-1 - COMMAND CODE 00H BITS DESCRIPTION								
	SLAVE ADDI	RESS: 0x10; REGI	STER NAME: CO	NF; COMMAND	CODE: 00H / DAT	A BYTE LOW			
Х		IT		Х	TRIG	AF	SD		
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
0	IT2	IT1	IT0	0	TRIG	AF	SD		
			DESCF	RIPTION					
I	Т	Integration time	esetting						
TF	RIG	Proceed one de	Proceed one detecting cycle at manual force mode						
Α	AF.	Auto / manual force mode							
S	SD	Chip shutdown	setting						

TABLE 2-2 - COMMAND CODE 00H REGISTER SETTING									
BITS SETTING	DESCRIPTION		BITS SETTING	DESCRIPTION					
BIT 7	Default = 0		BIT 3	Default = 0					
	(0 : 0 : 0) = 40 ms BIT 2	BIT 2	0 = no trigger						
	(0 : 0 : 1) = 80 ms		TRIG	1 = trigger one time detect cycle					
BIT 6, 5, 4	(0 : 1 : 0) = 160 ms		BIT 1	0 = auto mode					
IT (2 : 0)	(0 : 1 : 1) = 320 ms		AF	1 = force mode					
	(1 : 0 : 0) = 640 ms		BIT 0	0 = enable color sensor					
	(1 : 0 : 1) = 1280 ms		SD	1 = disable color sensor					

TABLE 3-1 - RESERVE COMMAND CODE DESCRIPTION					
RESERVED		COMMAND CODE: 00H / DATA BYTE HIGH			
Command	Bit	Description			
Reserved	7:0	Default = 0x00			

TABLE 3-2 - RESERVE COMMAND CODE DESCRIPTION					
RESERVED		COMMAND CODE: 01H TO 07H			
Command	Bit	Description			
Reserved	7:0	Default = 0x00			

TABLE 4 - READ OUT COMMAND CODE DESCRIPTION				
REGISTER	COMMAND CODE	BIT	DESCRIPTION	
R_DATA	0x08_L (08H data byte low)	7:0	0x00 to 0xFF, R channel LSB output data	
	0x08_H (08H data byte high)	7:0	0x00 to 0xFF, R channel MSB output data	
G DATA	0x09_L (09H data byte low)	7:0	0x00 to 0xFF, G channel LSB output data	
G_DATA	0x09_H (09H data byte high)	7:0	0x00 to 0xFF, G channel MSB output data	
B DATA	0x0A_L (0AH data byte low)	7:0	0x00 to 0xFF, B channel LSB output data	
B_DATA	0x0A_H (0AH data byte high)	7:0	0x00 to 0xFF, B channel MSB output data	
W DATA	0x0B_L (0BH data byte low)	7:0	0x00 to 0xFF, W channel LSB output data	
W_DATA	0x0B_H (0BH data byte high)	7:0	0x00 to 0xFF, W channel MSB output data	




## Vishay Semiconductors

**VEML6040** 

#### **Data Access**

Each of the R, G, B, and W result registers has a 16-bit resolution (2 bytes). One byte is the LSB and the other byte is the MSB. The host needs to follow the read word protocol as shown in figure 7. The data format shows as below.



<sup>·</sup> Data byte low represents LSB and data byte high represents MSB.

The integration time settings result in the corresponding resolutions that are shown in table 6.

TABLE 6 - G CHANNEL RESOLUTION AND MAXIMUM DETECTION RANGE					
IT S	SETTINGS	CCENCITIVITY	MAX. DETECTABLE LUX		
IT (2 : 0)	INTEGRATION TIME	G SENSITIVITY MAX. DETECTABLE			
(0:0:0)	40 ms	0.25168	16 496		
(0:0:1)	80 ms	0.12584	8248		
(0:1:0)	160 ms	0.06292	4124		
(0:1:1)	320 ms	0.03146	2062		
(1:0:0)	640 ms	0.01573	1031		
(1:0:1)	1280 ms	0.007865	515.4		

#### **Data Auto-Memorization**

VEML6040 keeps the last results read. These values will remain in the registers, and can be read from these registers, until the device wakes up and a new measurement is made.

#### **Lux and CCT Calculation**


In order to use the results to calculate the lux or correlated color temperature, please refer to the "Designing the VEML6040 into an Application" application note (<a href="https://www.vishay.com/doc?84331">www.vishay.com/doc?84331</a>).

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com/doc?91000



# Vishay Semiconductors

## **PACKAGE INFORMATION** in millimeters






Fig. 9 - VEML6040 A3OG Package Dimensions

## **LAYOUT NOTICE AND REFERENCE CIRCUIT** in millimeters




Fig. 10 - VEML6040 PCB Layout Footprint

RECOMMENDED ST	RECOMMENDED STORAGE AND REBAKING CONDITIONS				
PARAMETER	CONDITIONS	MIN.	MAX.	UNIT	
Storage temperature		5	50	°C	
Relative humidity		-	60	%	
Open time		-	168	h	
Total time	From the date code on the aluminized envelope (unopened)	-	12	months	
Rebaking	Tape and reel: 60 °C	-	22	h	
	Tube: 60 °C	-	22	h	



## Vishay Semiconductors

#### RECOMMENDED INFRARED REFLOW

Soldering conditions which are based on J-STD-020 C

IR REFLOW PROFILE CONDITION							
PARAMETER	CONDITIONS	TEMPERATURE	TIME				
Peak temperature		255 °C + 0 °C / - 5 °C (max.: 260 °C)	10 s				
Preheat temperature range and timing		150 °C to 200 °C	60 s to 180 s				
Timing within 5 °C to peak temperature		-	10 s to 30 s				
Timing maintained above temperature / time		217 °C	60 s to 150 s				
Timing from 25 °C to peak temperature		-	8 min (max.)				
Ramp-up rate		3 °C/s (max.)	-				
Ramp-down rate		6 °C/s (max.)	-				

Recommend Normal Solder Reflow is 235 °C to 255 °C




Fig. 11 - VEML6040 OPLGA Solder Reflow Profile Chart

## RECOMMENDED IRON TIP SOLDERING CONDITION AND WARNING HANDLING

- 1. Solder the device with the following conditions:
  - 1.1. Soldering temperature: 400 °C (max.)
  - 1.2. Soldering time: 3 s (max.)
- 2. If the temperature of the method portion rises in addition to the residual stress between the leads, the possibility that an open or short circuit occurs due to the deformation or destruction of the resin increases.
- 3. The following methods: VPS and wave soldering, have not been suggested for the component assembly.
- 4. Cleaning method conditions:
  - 4.1. Solvent: methyl alcohol, ethyl alcohol, isopropyl alcohol
  - 4.2. Solvent temperature < 45 °C (max.)
  - 4.3. Time: 3 min (min.)



# Vishay Semiconductors

## TAPE PACKAGING INFORMATION in millimeters

# DIMENSION OF CARRIER TAPE SIDE VIEW TOP VIEW 400±0.10 400±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10 9°.50±0.10

Fig. 12 - VEML6040 A3OG Package Carrier Tape




Fig. 13 - Taping Direction




Fig. 14 - Reel Dimensions



## **Legal Disclaimer Notice**

Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.