www.vishay.com

Vishay Siliconix

Low-Power, High Speed CMOS Analog Switches

DESCRIPTION

The DG401, DG403, DG405 monolithic analog switches were designed to provide precision, high performance switching of analog signals. Combining low power (0.35 μ W, typ.) with high speed (t_{ON}: 75 ns, typ.), the DG401 series is ideally suited for portable and battery powered industrial and military applications.

Built on the Vishay Siliconix proprietary high-voltage silicon-gate process to achieve high voltage rating and superior switch on/off performance, break-before-make is guaranteed for the SPDT configurations. An epitaxial layer prevents latchup.

Each switch conducts equally well in both directions when on, and blocks up to 30 V peak-to-peak when off. On-resistance is very flat over the full \pm 15 V analog range, rivaling JFET performance without the inherent dynamic range limitations.

The three devices in this series are differentiated by the type of switch action as shown in the functional block diagrams.

FEATURES

- 44 V supply max. rating
- ± 15 V analog signal range
- On-resistance R_{DS(on)}: 30 W
- Low leakage I_{D(on)}: 40 pA
- Fast switching ton: 75 ns
- Ultra low power requirements P_D: 0.35 μW
- TTL, CMOS compatible
- Single supply capability
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>


BENEFITS

- Wide dynamic range
- Break-before-make switching action
- · Simple interfacing

APPLICATIONS

- · Audio and video switching
- Sample-and-hold circuits
- Battery operation
- Test equipment
- Communications systems
- PBX, PABX

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



Two SPST switches per package

| TRUTH TABLE | |
|-------------|--------|
| Logic | Switch |
| 0 | OFF |
| 1 | ON |

 $\label{eq:logic 00} \begin{subarray}{ll} Logic "0" \le 0.8 \ V \\ \begin{subarray}{ll} Logic "1" \ge 2.4 \ V \\ \end{subarray}$

Note

• Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix


FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION

DG403 **Dual-In-Line and SOIC** D₁ S₁ NC IN₁ D₃ GNE S₄ V_L D₄ V+ NC IN_2 D_2

Two SPDT Switches per Package

| TRUTH TABLE | | | | |
|-------------|----------|----------|--|--|
| LOGIC | SW1, SW2 | SW3, SW4 | | |
| 0 | OFF | ON | | |
| 1 | ON | OFF | | |

Logic "0" ≤ 0.8 V Logic "1" ≥ 2.4 V



Two SPDT Switches per Package

| TRUTH TABLE | | | |
|-------------|--------|--|--|
| LOGIC | SWITCH | | |
| 0 | OFF | | |
| 1 | ON | | |

Logic "0" ≤ 0.8 V Logic "1" ≥ 2.4 V

| 1 | Dual | -In-Lin | e and | SOIC | |
|------------------|----------|---------|-----------------|------------|-----------------|
| D ₁ [| <u>1</u> | |) | 16 | S ₁ |
| NC [| 2 | | ├ ⊸ | 15 | IN ₁ |
| D ₃ | 3 | ٦, ا | | 14 | V- |
| S ₃ | 4 | | • | 13 | GNE |
| S ₄ | 5 | ٦, | | 12 | V_{L} |
| D ₄ | 6 | 7/- | | 11 | V+ |
| NC [| 7 | | ┝╼ | 10 | IN_2 |
| D ₂ | 8 | , | مأ | <u>-</u> 9 | S_2 |
| | L | | | | |

Top View

| ORDERING INFORMATION | | | | | |
|----------------------|--------------------|-----------------------------|--|--|--|
| TEMP. RANGE | PACKAGE | PART NUMBER | | | |
| DG401 | <u> </u> | | | | |
| | 16-Pin Plastic DIP | DG401DJ-E3 | | | |
| - 40 °C to 85 °C | 16-Pin Narrow SOIC | DG401DY-E3 DG401DY-T1-E3 | | | |
| DG403 | · | | | | |
| | 16-Pin Plastic DIP | DG403DJ-E3 | | | |
| - 40 °C to 85 °C | 16-Pin Narrow SOIC | DG403DY-E3 DG403DY-T1-E3 | | | |
| DG405 | | | | | |
| | 16-Pin Plastic DIP | DG405DJ-E3 | | | |
| - 40 °C to 85 °C | 16-Pin Narrow SOIC | DG405DY-E3 DG405DY-T1-E3 | | | |

| ABSOLUTE MAXIMUM RATINGS | | | | | |
|---|---------------------------------|--|-------|--|--|
| PARAMETER | | LIMIT | UNIT | | |
| V+ to V- | | 44 | | | |
| GND to V- | | 25 | ļ | | |
| VL | | (GND - 0.3) to (V+) + 0.3 | V | | |
| Digital inputs ^a , V _S , V _D | | (V-) - 2 to (V+) + 2 or 30 mA, whichever occurs first | | | |
| Current (any terminal) continuous | | 30 | mA | | |
| Current, S or D (pulsed 1 ms, 10 % Dut | ty) | 100 | IIIA | | |
| Storage temperature | (DJ, DY Suffix) | -65 to +125 | °C | | |
| Power dissipation (package) b | 16-Pin Plastic DIP ^c | 450 | mW | | |
| Fower dissipation (package) ~ | 16-Pin SOIC ^d | 600 | 11100 | | |

Note

- a. Signals on SX, DX, or INX exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings
- b. All leads welded or soldered to PC board
- c. Derate 6 mW/°C above 75 °C
- d. Derate 7.6 mW/°C above 75 °C



www.vishay.com

Vishay Siliconix

| SPECIFICATIONS ^a | | | | | | | |
|---|-------------------------------------|---|--------------|--------|------------|-----------------------------|------|
| PARAMETER | SYMBOL | TEST CONDITIONS UNLESS SPECIFIED V+ = 15 V, V- = -15 V V _L = 5 V, V _{IN} = 2.4 V, 0.8 V f | TEMP.b | TYP. ° | | IFFIX TO 85 °C MAX. d | UNIT |
| Analog Switch | | T_ = 0 1, T _{IN} = 2.1. 1, 0.0 1 | | | | | |
| Analog Signal Range ^e | V _{ANALOG} | | Full | - | -15 | 15 | V |
| Drain-Source On-Resistance | R _{DS(on)} | I_S = - 10 mA, V_D = ± 10 V V+ = 13.5 V, V- = -13.5 V | Room Full | 30 | - | 45 55 | Ω |
| D Drain-Source On-Resistance | $\Delta R_{DS(on)}$ | I _S = - 10 mA, V _D = ± 5 V, 0 V V+ = 16.5 V, V- = -16.5 V | Room Full | 3 | - | 3 5 | 7.2 |
| Switch Off Leakage Current | I _{S(off)} | V+ = 16.5 V, V- = -16.5 V | Room Hot | -0.01 | -0.5 -5 | 0.5 5 | |
| Switch On Leakage Guirent | I _{D(off)} | $V_D = \pm 15.5 \text{ V}, \text{ VS} = \pm 15.5 \text{ V}$ | Room Hot | -0.01 | -0.5 -5 | 0.5 5 | nA |
| Channel On Leakage Current | I _{D(on)} | V+ = 16.5 V, V- = -16.5 V $V_S = V_D = \pm 15.5 \text{ V}$ | Room Hot | -0.04 | -1 -10 | 1 10 | |
| Digital Control | | | | | | | |
| Input Current VIN Low | I _{IL} | V _{IN} under test = 0.8 V All Other = 2.4 V | Full | 0.005 | -1 | 1 | |
| Input Current VIN High | l _{IH} | V _{IN} under test = 2.4 V All Other = 0.8 V | Full | 0.005 | -1 | 1 | μΑ |
| Dynamic Characteristics | | | • | | • | | |
| Turn-On Time | t _{ON} | $R_L = 300 \Omega, C_L = 35 pF$ | Room | 75 | - | 150 | |
| Turn-Off Time | t _{OFF} | See Figure 2 | Room | 30 | - | 100 | ns |
| Break-Before-Make Time Delay (DG403) | t _D | $R_L=300~\Omega,~C_L=35~pF$ | Room | 35 | 5 | - | |
| Charge Injection | Q | C_L = 10 nF V_{gen} = 0 V, R_{gen} = 0 Ω | Room | 60 | - | - | рC |
| Off Isolation Reject Ratio | O _{IRR} | $R_L = 100 \Omega$, $C_L = 5 pF$ | Room | 72 | - | - | dB |
| Channel-to-Channel Crosstalk | X _{TALK} | f = 1 MHz | Room | 90 | - | - | d |
| Source Off Capacitance | C _{S(off)} | | Room | 12 | - | - | |
| Drain Off Capacitance | CD _(off) | $f = 1 MHz, V_S = 0 V$ | Room | 12 | - | - | pF |
| Channel On Capacitance | C _D , C _{S(on)} | | Room | 39 | - | - | |
| Power Supplies | | | | | | | |
| Positive Supply Current | I+ | | Room Full | 0.01 | - | 1 5 | |
| Negative Supply Current | l- | V+ = 16.5 V, V- = -16.5 V | Room Full | -0.01 | -1 -5 | - | μA |
| Logic Supply Current | IL | $V_{IN} = 0 \text{ or } 5 \text{ V}$ | Room Full | 0.01 | - | 1 5 | μΛ |
| Ground Current | I _{GND} | | Room Full | -0.01 | -1 -5 | - | |


Note

- a. Refer to PROCESS OPTION FLOWCHART
- b. Room = 25 °C, Full = as determined by the operating temperature suffix
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing
- d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this datasheet
- e. Guaranteed by design, not subject to production test
- f. V_{IN} = input voltage to perform proper function


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Input Switching Threshold vs. Logic Supply Voltage




 $R_{DS(on)}$ vs. \textbf{V}_{D} and Temperature




 $R_{DS(on)}$ vs. V_D and Power Supply Voltage (V- = 0 V)



Input Switching Threshold vs. Supply Voltages




 $R_{DS(on)}$ vs. V_D and Power Supply Voltage




Charge Injection vs. Analog Voltage




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Leakage Current vs. Temperature




Supply Current vs. Temperature




Switching Time vs. Power Supply Voltage ^a


Notea. Refer to Figure 2 for test conditions



Leakage Current vs. Analog Voltage




Switching Time vs. Temperature ^a



Switching Time vs. Positive Supply Voltage ^a



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Supply Current vs. Switching Frequency

SCHEMATIC DIAGRAM Typical Channel





Fig. 1 - Schematic Diagram



TEST CIRCUITS


VO is the steady state output with the switch on. Feedthrough via switch capacitance may result in spikes at the leading and trailing edge of the output waveform.



C_L (includes fixture and stray capacitance)

$$V_O = V_S$$


$$\frac{R_L}{R_L + r_{DS(on)}}$$



 * V_S = 10 V for t_{ON} , V_S = -10 V for t_{OFF}

Note: Logic input waveform is inverted for switches that have the opposite logic sense control

Fig. 2 - Switching Time







Fig. 3 - Break-Before-Make






Fig. 4 - Charge Injection

TEST CIRCUITS




Fig. 5 - Off Isolation




Fig. 7 - Crosstalk




Fig. 6 - Insertion Loss




Fig. 8 - Capacitances



APPLICATIONS




Fig. 9 - Stereo Source Selector

Dual Slope Integrators:

The DG403 is well suited to configure a selectable slope integrator. One control signal selects the timing capacitor C1 or C2. Another one selects ein or discharges the capacitor in preparation for the next integration cycle.

Band-Pass Switched Capacitor Filter:

Single-pole double-throw switches are a common element for switched capacitor networks and filters. The fast switching times and low leakage of the DG403 allow for higher clock rates and consequently higher filter operating frequencies.




Fig. 10 - Dual Slope Integrator




Fig. 11 - Band-Pass Switched Capacitor Filter

Vishay Siliconix

APPLICATIONS

Peak Detector:

A3 acting as a comparator provides the logic drive for operating SW1. The output of A2 is fed back to A3 and compared to the analog input ein. If ein > eout the output of A3 is high keeping SW1 closed. This allows C1 to charge up to the analog input voltage. When ein goes below eout A3 goes negative, turning SW1 off. The system will therefore store the most positive analog input experienced.




Fig. 12 - Positive Peak Detector



www.vishay.com

Vishay Siliconix

| Part number | DG401 | DG401 | DG403 | DG403 | DG405 | DG405 |
|-----------------------------------|---|---|---|---|---|---|
| Status code | Active | Active | Active | Active | Active | Active |
| Configuration | SPST x 2, NO | SPST x 2, NO | SPST x 4, Comp, two pairs | SPST x 4, Comp, two pairs | SPST x 4, NO, two pairs | SPST x 4, NO, two pairs |
| Single supply min. (V) | 7 | 7 | 7 | 7 | 7 | 7 |
| Single supply max. (V) | 36 | 36 | 36 | 36 | 36 | 36 |
| Dual supply min. (V) | 7 | 7 | 7 | 7 | 7 | 7 |
| Dual supply max. (V) | 22 | 22 | 22 | 22 | 22 | 22 |
| On-resistance (Ω) | 30 | 30 | 30 | 30 | 30 | 30 |
| Charge injection (pC) | 60 | 60 | 60 | 60 | 60 | 60 |
| Source on capacitance (pF) | 39 | 39 | 39 | 39 | 39 | 39 |
| Source off capacitance (pF) | 12 | 12 | 12 | 12 | 12 | 12 |
| Leakage switch on typ. (nA) | 0.04 | 0.04 | 0.04 | 0.04 | 0.04 | 0.04 |
| Leakage switch off max. (nA) | 0.5 | 0.5 | 0.5 | 0.5 | 0.5 | 0.5 |
| -3 dB bandwidth (MHz) | - | - | - | - | - | - |
| Package | Plastic DIP-16 | SO-16 (Narrow) AS | Plastic DIP-16 | SO-16 (Narrow) AS | SO-16 (Narrow) AS | Plastic DIP-16 |
| Functional circuit / applications | Multi purpose, instrumentation, medical and healthcare |
| Interface | Parallel | Parallel | Parallel | Parallel | Parallel | Parallel |
| Single supply operation | yes | yes | yes | yes | yes | yes |
| Dual supply operation | yes | yes | yes | yes | yes | yes |
| Turn on time max. (ns) | 150 | 150 | 150 | 150 | 150 | 150 |
| Crosstalk and off isolation | -72 | -72 | -72 | -72 | -72 | -72 |

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?61562.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2024 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED