
COMPLIANT HALOGEN

**FREE** 



# **E Series Power MOSFET**

PRODUCT SUMMARY				
V <sub>DS</sub> (V) at T <sub>J</sub> max.	550	)		
R <sub>DS(on)</sub> max. at 25 °C (Ω)	V <sub>GS</sub> = 10 V	0.380		
Q <sub>g</sub> max. (nC)	50			
Q <sub>gs</sub> (nC)	6			
Q <sub>gd</sub> (nC)	10			
Configuration	Sing	le		



# **FEATURES**

- Low figure-of-merit (FOM) Ron x Qq
- Low input capacitance (Ciss)
- · Reduced switching and conduction losses
- Low gate charge (Q<sub>q</sub>)
- Avalanche energy rated (UIS)
- · Material categorization: for definitions of compliance please see www.vishav.com/doc?99912

#### **APPLICATIONS**

- Computing
  - PC silver box / ATX power supplies
- Lighting
  - Two stage LED lighting
- Consumer electronics
- · Applications using hard switched topologies
  - Power factor correction (PFC)
  - Two switch forward converter
  - Flyback converter
- Switch mode power supplies (SMPS)

ORDERING INFORMATION	
Package	DPAK (TO-252)
Lead (Pb)-free and halogen-free	SiHD12N50E-GE3
	SiHD12N50E-T1-GE3

ABSOLUTE MAXIMUM RATINGS (To	<sub>C</sub> = 25 °C, unl	ess otherwis	se noted)		
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-source voltage		V <sub>DS</sub>	500	V	
Gate-source voltage		$V_{GS}$	± 30	7 v	
Continuous drain surrent /T 150 °C\	V at 10 V	$T_C = 25 ^{\circ}C$ $T_C = 100 ^{\circ}C$		10.5	
Continuous drain current (T <sub>J</sub> = 150 °C)	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 100 °C	I <sub>D</sub>	6.6	А
Pulsed drain current <sup>a</sup>			I <sub>DM</sub>	21	
Linear derating factor				0.91	W/°C
Single pulse avalanche energy b		E <sub>AS</sub>	103	mJ	
Maximum power dissipation			$P_{D}$	114	W
Operating junction and storage temperature range		T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C	
Drain-source voltage slope	$V_{DS} = 0 V t$	o 80 % V <sub>DS</sub>	dV/dt	70	V/ns
Reverse diode dV/dt <sup>d</sup>	everse diode dV/dt d 27		27	V/ns	
Soldering recommendations (peak temperature) <sup>c</sup>	for	10 s		300	°C

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature
- b.  $V_{DD}$  = 50 V, starting  $T_J$  = 25 °C, L = 28.2 mH,  $R_a$  = 25  $\Omega$ ,  $I_{AS}$  = 2.7 A
- c. 1.6 mm from case
- d.  $I_{SD} \le I_D$ , dI/dt = 100 A/ $\mu$ s, starting  $T_J = 25$  °C

THERMAL RESISTANCE RATI	NGS			
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum junction to ambient	R <sub>thJA</sub>	-	62	°C/W
Maximum junction to case (drain)	$R_{thJC}$	-	1.1	C/ VV



www.vishay.com

# Vishay Siliconix

SPECIFICATIONS (T <sub>J</sub> = 25 °C, t	ınless otherwi	se noted)					
PARAMETER	SYMBOL	TES	T CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static				•	•		
Drain-source breakdown voltage	$V_{DS}$	$V_{GS} = 0 \text{ V, } I_{D} = 250 \mu\text{A}$		500	-	-	V
V <sub>DS</sub> temperature coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I <sub>D</sub> = 1 mA	-	0.60	-	V/°C
Gate-source threshold voltage (N)	V <sub>GS(th)</sub>	V <sub>DS</sub> =	= V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2.0	-	4.0	V
Outros and hallons		$V_{GS} = \pm 20 \text{ V}$		-	-	± 100	nA
Gate-source leakage	I <sub>GSS</sub>		$V_{GS} = \pm 30 \text{ V}$	-	-	± 1	μΑ
Zava sata valta sa duais assurant	,	V <sub>DS</sub> =	= 500 V, V <sub>GS</sub> = 0 V	-	-	1	
Zero gate voltage drain current	I <sub>DSS</sub>	V <sub>DS</sub> = 400 \	/, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	10	μA
Drain-source on-state resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 6 A	-	0.330	0.380	Ω
Forward transconductance	9fs	V <sub>DS</sub>	s = 30 V, I <sub>D</sub> = 6 A	-	3.1	-	S
Dynamic				1		•	
Input capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V,		-	886	-	
Output capacitance	C <sub>oss</sub>	1	$V_{DS} = 100 \text{ V},$	-	52	-	1
Reverse transfer capacitance	C <sub>rss</sub>	1	f = 1 MHz		6	-	1
Effective output capacitance, energy related <sup>a</sup>	C <sub>o(er)</sub>			-	45	-	pF
Effective output capacitance, time related <sup>b</sup>	C <sub>o(tr)</sub>	$V_{DS} = 0$	$V_{DS} = 0 \text{ V to } 400 \text{ V}, V_{GS} = 0 \text{ V}$		131	-	
Total gate charge	$Q_{g}$			-	25	50	
Gate-source charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	$I_D = 6 A, V_{DS} = 400 V$	-	6	-	nC
Gate-drain charge	Q <sub>gd</sub>	1		-	10	-	1
Turn-on delay time	t <sub>d(on)</sub>			-	13	26	
Rise time	t <sub>r</sub>	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 6 A,		-	16	32	1
Turn-off delay time	t <sub>d(off)</sub>		$V_{DD} = 400 \text{ V}, I_D = 6 \text{ A},$ $V_{GS} = 10 \text{ V}, R_a = 9.1 \Omega$		29	58	ns
Fall time	t <sub>f</sub>	1	ŭ	-	12	24	1
Gate input resistance	$R_g$	f = 1	MHz, open drain	-	0.92	-	Ω
Drain-Source Body Diode Characteristi	cs						
Continuous source-drain diode current	Is	MOSFET sym showing the	MOSFET symbol showing the		-	10.5	
Pulsed diode forward current	I <sub>SM</sub>	integral revers p - n junction	₹ <del>                                    </del>	-	-	21	A
Diode forward voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C	C, I <sub>S</sub> = 7.5 A, V <sub>GS</sub> = 0 V	-	-	1.2	٧
Reverse recovery time	t <sub>rr</sub>			-	244	-	ns
Reverse recovery charge	Q <sub>rr</sub>		25 °C, I <sub>F</sub> = I <sub>S</sub> = 6 A,	-	2.5	-	μC
Reverse recovery current	I <sub>RRM</sub>	dI/dt = 100 A/ $\mu$ s, V <sub>R</sub> = 25 V		-	19	-	A

#### Notes

a.  $C_{oss(er)}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$  b.  $C_{oss(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$ 



## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 -  $C_{oss}$  and  $E_{oss}$  vs.  $V_{DS}$ 






Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area




Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 11 - Temperature vs. Drain-to-Source Voltage






Fig. 12 - Normalized Thermal Transient Impedance, Junction-to-Case




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform





Fig. 18 - Gate Charge Test Circuit



#### Peak Diode Recovery dV/dt Test Circuit







Fig. 19 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?91636">www.vishay.com/ppg?91636</a>.



### **TO-252AA (HIGH VOLTAGE)**



	MILLIMETERS		INCHES	
DIM.	MIN.	MAX.	MIN.	MAX.
Е	6.40	6.73	0.252	0.265
L,	1.40	1.77	0.055	0.070
L1	2.743	2.743 REF		REF
L2	0.508	BBSC	0.020	) BSC
L3	0.89	1.27	0.035	0.050
L4	0.64	1.01	0.025	0.040
D	6.00	6.22	0.236	0.245
Н	9.40	10.40	0.370	0.409
b	0.64	0.88	0.025	0.035
b2	0.77	1.14	0.030	0.045
b3	5.21	5.46	0.205	0.215
е	2.286	BSC	0.090 BSC	
Α	2.20	2.38	0.087	0.094
A1	0.00	0.13	0.000	0.005
С	0.45	0.60	0.018	0.024
c2	0.45	0.58	0.018	0.023
D1	5.30	-	0.209	-
E1	4.40	-	0.173	-
θ	0'	10'	0'	10'

ECN: S-81965-Rev. A, 15-Sep-08

DWG: 5973

#### Notes

- 1. Package body sizes exclude mold flash, protrusion or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 0.10 mm per side.
- 2. Package body sizes determined at the outermost extremes of the plastic body exclusive of mold flash, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body.
- 3. The package top may be smaller than the package bottom.
- 4. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.10 mm total in excess of "b" dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot.

Document Number: 91344 www.vishay.com Revision: 15-Sep-08



# **RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

APPLICATION NOTE



# **Legal Disclaimer Notice**

Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.