
COMPLIANT

HALOGEN

FREE



## **E Series Power MOSFET**



PRODUCT SUMMA	RY	
V <sub>DS</sub> (V) at T <sub>J</sub> max.	650	)
R <sub>DS(on)</sub> max. (Ω) at 25 °C	V <sub>GS</sub> = 10 V	0.28
Q <sub>g</sub> max. (nC)	76	
Q <sub>gs</sub> (nC)	11	
Q <sub>gd</sub> (nC)	17	
Configuration	Sing	le

#### **FEATURES**

- Low figure-of-merit (FOM) Ron x Qa
- Low input capacitance (Ciss)
- · Reduced switching and conduction losses
- Ultra low gate charge (Q<sub>a</sub>)
- Avalanche energy rated (UIS)
- Material categorization: for definitions of compliance please see <a href="https://www.vishay.com/doc?99912"><u>www.vishay.com/doc?99912</u></a>

## **APPLICATIONS**

- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
  - High-intensity discharge (HID)
  - Fluorescent ballast lighting
- Consumer
  - Adaptors
  - Televisions
  - Game console
- Computing
  - Adaptors
  - ATX power supply

ORDERING INFORMATION	
Package	Thin-Lead TO-220 FULLPAK
Lead (Pb)-free	SiHA15N60E-E3
Lead (Pb)-free and halogen-free	SiHA15N60E-GE3

ABSOLUTE MAXIMUM RATINGS (T <sub>C</sub>	= 25 °C, unl	less otherwis	se noted)			
PARAMETER		SYMBOL	LIMIT	UNIT		
Drain-source voltage		$V_{DS}$	600	V		
Gate-source voltage		$V_{GS}$	± 30	7 V		
Continuous drain surrent (T = 150 °C) e	V at 10 V	T <sub>C</sub> = 25 °C	1	15		
Continuous drain current (T <sub>J</sub> = 150 °C) e	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 100 °C	I <sub>D</sub>	9.6	Α	
Pulsed drain current <sup>a</sup>			I <sub>DM</sub>	39	<u> </u>	
Linear derating factor			0.27	W/°C		
Single pulse avalanche energy b		E <sub>AS</sub>	102	mJ		
Maximum power dissipation		$P_{D}$	34	W		
Operating junction and storage temperature range		T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C		
Drain-source voltage slope	$V_{DS} = 0 V t$	o 80 % V <sub>DS</sub>	-11.//-14	70	1//	
Reverse diode dV/dt <sup>d</sup>		dV/dt	7.7	V/ns		
Soldering recommendations (peak temperature) c	for	10 s		300	°C	
Mounting torque M3 screw			0.6	Nm		

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature
- b.  $V_{DD}$  = 50 V, starting  $T_J$  = 25 °C, L = 11.6 mH,  $R_g$  = 25  $\Omega$ ,  $I_{AS}$  = 4.2 A
- c. 1.6 mm from case
- d.  $I_{SD} \le I_D$ , dI/dt = 100 A/µs, starting  $T_{.I} = 25 \, ^{\circ}\text{C}$
- e. Limited by maximum junction temperature



www.vishay.com

# Vishay Siliconix

THERMAL RESISTANCE RATI	NGS			
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum junction-to-ambient	$R_{thJA}$	-	65	°C/W
Maximum junction-to-case (drain)	$R_{thJC}$	-	3.7	C/ VV

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-source breakdown voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		600	-	-	V
V <sub>DS</sub> temperature coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, I <sub>D</sub> = 1 mA	-	0.71	-	V/°C
Gate-source threshold voltage (N)	V <sub>GS(th)</sub>	V <sub>DS</sub> =	= V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2	-	4	V
			V <sub>GS</sub> = ± 20 V	-	-	± 100	nA
Gate-source leakage	I <sub>GSS</sub>		V <sub>GS</sub> = ± 30 V	-	_	± 1	μΑ
			= 600 V, V <sub>GS</sub> = 0 V	-	-	1	
Zero gate voltage drain current	$I_{DSS}$		/, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	10	μΑ
Drain-source on-state resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 8 A		0.23	0.28	Ω
Forward transconductance	9 <sub>fs</sub>	V <sub>DS</sub>	<sub>s</sub> = 30 V, I <sub>D</sub> = 8 A	-	4.6	-	S
Dynamic				ļ.	Į.		
Input capacitance	C <sub>iss</sub>	V0V		_	1350	-	pF
Output capacitance	C <sub>oss</sub>		$V_{GS} = 0 \text{ V},$ $V_{DS} = 100 \text{ V},$		70	-	
Reverse transfer capacitance	C <sub>rss</sub>	f = 1 MHz		-	5	-	
Effective output capacitance, energy related <sup>a</sup>	$C_{o(er)}$	V <sub>DS</sub> = 0 V to 480 V, V <sub>GS</sub> = 0 V		-	53	-	
Effective output capacitance, time related <sup>b</sup>	C <sub>o(tr)</sub>			-	177	-	
Total gate charge	Qg			-	38	76	
Gate-source charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	$I_D = 8 A, V_{DS} = 480 V$	-	11	-	nC
Gate-drain charge	$Q_{gd}$			-	17	-	
Turn-on delay time	t <sub>d(on)</sub>	<u>'</u>		-	17	34	ns
Rise time	t <sub>r</sub>	Vpp	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 8 A,		51	77	
Turn-off delay time	t <sub>d(off)</sub>	$V_{GS} = 10 \text{ V}, R_g = 9.1 \Omega$		-	35	70	
Fall time	t <sub>f</sub>			-	33	66	
Gate input resistance	$R_g$	f = 1 MHz, open drain		0.3	0.86	1.7	Ω
<b>Drain-Source Body Diode Characteristic</b>	s						
Continuous source-drain diode current	I <sub>S</sub>	MOSFET sym	MOSFET symbol showing the		-	15	^
Pulsed diode forward current	I <sub>SM</sub>	integral reverse p - n junction diode		-	-	60	A .
Diode forward voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °	T <sub>J</sub> = 25 °C, I <sub>S</sub> = 8 A, V <sub>GS</sub> = 0 V		-	1.2	V
Reverse recovery time	t <sub>rr</sub>	-		-	410	-	ns
Reverse recovery charge	Q <sub>rr</sub>	$T_J = 25 \text{ °C}, I_F = I_S = 8 \text{ A},$ $dI/dt = 100 \text{ A/µs}, V_R = 20 \text{ V}$		-	5.4	-	μC
Reverse recovery current	I <sub>RRM</sub>			_	21	_	A

#### Notes

- a.  $C_{oss(er)}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$
- b.  $C_{oss(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$



### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics

S17-1307-Rev. E, 21-Aug-17




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 -  $C_{oss}$  and  $E_{oss}$  vs.  $V_{DS}$ 






Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area




Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 11 - Temperature vs. Drain-to-Source Voltage






Fig. 12 - Normalized Thermal Transient Impedance, Junction-to-Case




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform





Fig. 18 - Gate Charge Test Circuit



### Peak Diode Recovery dV/dt Test Circuit







Fig. 19 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?91571">www.vishay.com/ppg?91571</a>.





# **TO-220 FULLPAK Thin Lead**



SYMBOL		DIMEN	ISIONS	
	MILLIM	METERS	INC	HES
	MIN.	MAX.	MIN.	MAX.
Α	4.30	4.70	0.169	0.185
A1	2.50	2.90	0.098	0.114
A2	2.50	2.70	0.098	0.106
b	0.60	0.80	0.024	0.031
b2	0.60	0.90	0.024	0.035
С	-	0.60	-	0.024
D	8.30	8.70	0.327	0.342
d1	14.70	15.30	0.579	0.602
d2	2.90	3.10	0.114	0.122
d3	3.40	3.60	0.134	0.142
Е	9.70	10.30	0.382	0.406
е	2.50	2.70	0.098	0.106
L	13.40	13.80	0.528	0.543
L1	2.50	2.80	0.098	0.110
L2	=	1.20	-	0.047
n	6.05	6.15	0.238	0.242
ØP	3.00	3.40	0.118	0.134

Revision: 12-Sep-16 1 Document Number: 62649



# **Legal Disclaimer Notice**

Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.