

Small Signal Diodes

Vishay Semiconductor (Austria) Ges.m.b.H.


QualPack



VTVS3V3ASMF-M to VTVS63GSMF-M

400 W TransZorb® Transient Voltage Suppressor (TVS) Diode





Base P/N-M – halogen-free, RoHS-compliant, and commercial grade

VTVS3V3ASMF-M to VTVS63GSMF-M

400 W TransZorb® Transient Voltage Suppressor (TVS) Diode



1. Contents

1.	CONTENTS	2
2.	GENERAL PRODUCT INFORMATION	;
3.	TECHNOLOGY INFORMATION	
3.1 3.2 3.3 3.4 3.5 3.6 3.7	PROCESS TECHNOLOGY CHIP DESCRIPTION PACKAGE TECHNOLOGY TEST PACKAGE DIMENSIONS REEL DIMENSIONS	6
3.8		
4 .	QUALIFICATION	13
4.1 4.2 4.3 4.4	QUALIFICATION TEST PLAN – ESD-PROTECTION IN PLASTIC PACKAGE	15 16
5.	USER INFORMATION	23
5.1 5.2		
6.	ENVIRONMENTAL INFORMATION	26
6.1 6.2		
7.	OTHER DATA	28
7.1 7.2		
8.	LOCATIONS	34
9.	REVISION HISTORY	3



2. General Product Information

Product Name VTVS3V3ASMF-M to VTVS63GSMF-M

Function 400 W TransZorb® Transient Voltage Suppressor (TVS) Diode

Package SMF (DO-219AB)

Locations:

Process: Locations:	Wafer Plant	Assembly Plant	Final Test	Quality Assurance
Vishay Voecklabruck, Austria				Х
Vishay Heilbronn, Germany	Х			Х
Vishay Budapest, Hungary				
Vishay Shanghai, China		Х	Х	Х
Vishay Taipei, Taiwan				
Subcon Jinan, China (commercial grade only)			Х	

Quality Management Vöcklabruck / AUSTRIA

QA Small-Signal-Diodes



3. Technology Information

Features:

- 400 W peak pulse power capability with a 10/1000 µs waveform
- Tolerance of the avalanche breakdown voltage
 - ± 5 % VTVSxxxA
 - ± 2 % VTVSxxxG...
- Low-profile package
- Wave and reflow solderable
- ESD-protection acc. IEC 61000-4-2
 - ± 30 kV contact discharge
 - ± 30 kV air dischargeLow
- Excellent clamping capability
- "Low-Noise" technology very fast response time
- MSL level 1 (according J-STD-020)
- Lead (Pb)-free termination finish (e3- Sn)
- AEC Q101 qualified available
- Material categorization: For definitions of compliance please see www.vishay.com/doc?99912

3.1 Process Technology

Process name: PET3

Base material: - material n-Silicon

- thickness (finished) 200 μm - diameter 6 Inch

Passivation: - material CVD Layer

Front metallization: - material TiPdAg and Ag-bump

Back metallization: - material NiVAg

3.2 Chip Description

Chip name 5V0 T3843D

8V5.....36 T3844D

40......63 T3845D

Chip size $1300 \mu m \times 1300 \mu m$

Number of masks: 4




Device Cross Sections


T3843D, T3844D, T3845D

both views are not scaled

Top View:



Sectional View:





3.3 Package Technology

Package type:		SMF (DO-219AB)	
Package weight:	14,8 mg		
Chip separation method:	Sawing		
Leadframe:	materialinternal platinglead finishthickness of plating	Cu Fe2 P None Sn – matte	
Die attach (folded frame with		≥ 7 µm annealed 1h / 150°C Solder paste PbSnAg	
Package:	- material	Ероху	
Marking:	- method	CO2 Laser	
Coding:	- method	Packing label / Barcode	
Packing:	- SPEC	IEC 60286 – 3	
Tape	- type - material	Carrier tape 8mm PE or PC, antistatic	
Reel	typematerialsizenumber per	Reel PS antistatic 180 / 330 mm diameter 3000 / 10000 pieces	


3.4 Test

Test equipment: Purchased Test temperature $23 \pm 3^{\circ}\text{C}$ Special tests none




3.5 Package Dimensions

SMF (DO-219AB) (Dimension in mm (Inches)




foot print recommendation:






3.6 Reel Dimensions


SMF (DO-219AB) (Dimensions in mm)



Mat:	AO	ВО	Ko	W	Т	P0	P2	P1	D0	D1	Е	F
C 100	1.97 ±0.07	4.0 ±0.1	1.5 ±0.1	8.0 ±0.2	0.235 ±0.03	4.0 ±0.1	2.0 ±0.05	4.0 ±0.1	1.5 +0.1	1 +0.1 1 -0	1.75 ±0.1	3.5 ±0.05
PS 100	1.97 ±0.07	4.0 ±0.1	1.5 ±0.1	8.0 ±0.2	0.25 ±0.03	4.0 ±0.1	2.0 ±0.05	4.0 ±0.1	1.5 +0.1	1 +0.1	1.75 ±0.1	3.5 ±0.05







A: 180 –2 mm or 330 – 2 mm B: 8.4 to 10.4 mm or 12.4 to 14.4 mm




3.7 Wafer Process Control


		B 4		PROCESS / INSPECTION FL	OWCHART	PF XWAF 083
VISHA	Y . V:	SG		ZENER_PET3	Release 2	
•	н	IN		(reference type T3224D	33-6W)	17.12.2015
The inf	ormation incl	uded her	ein is pro	operty of VISHAY Semiconductor GmbH and fo addressed.	or use only by the individual o	r entity to which it is
	○ Pr	rototype		Ramp Up	Production	
Legend:	Ор	eration	[D Delay	Storage
	peration or	Event		Description of	Evalua	
0	〉 □	\cup	∇	Operation or Event	and Analysis	Methods
	EP20_600	0		In the desired	Idhialanaan Namaanaa	
X	×			oxidation lithography	thickness, Nanospec pattern, visual inspection	on microscope
x	x			etching	QC, visual inspection,	•
X	X			boron implantaion	sheet resistance, Pron	•
x	x			boron diffusion	sheet resistance, Pron	
ROUTE:	EP30_600	0				
X	X			lithography	pattern, visual inspection	
X	X			etching	QC, visual inspection,	
X	X			phosphor predepositon	sheet resistance, Pron	
X	X			phosphor diffusion lithography	sheet resistance, Pron pattern, visual inspection	
X X X				etching	QC, visual inspection,	•
ROUTE :		10		otoring	QO, Tioddi mopodion,	тиогосооро
X	X			boron implantation	sheet resistance, Pron	netrix
X	X			boron diffusion	sheet resistance, Pron	netrix
X	X			boron implantation	sheet resistance, Pron	
X	EDE0 600	<u> </u>		boron diffusion	sheet resistance, Pron	netrix
ROUTE.	EP50_600	IU .				
			C	confiden	tial	
	EP60_600	10	_	[6tt	Table to a second	
X X	×			front side metal strip photoresist	thickness visual inspection	
X	×			bump plating	bump height, visual in	spection
x	X			back side metal	thickness, Fisherscope	•
	X			sample test	electrical parameters	,
Originato	r:		KH.I	Beuter		
Released	via ECN:		DCCH	N-53-2015		



3.8 Assembly Process Control










4. Qualification



All product qualifications are split into three distinct areas as shown above. This same procedure is also used to qualify a change. Before a product is released for use it must have been manufactured using a qualified process and package. Before a device is released for production processing it must also have successfully completed its required type specific qualification.

The standard tests which are used for this procedure are shown in the "Qualification Test Plan".

The data shown for the various qualifications may be from structurally similar parts. The wafer process may be qualified using the same process but with a similar package. Similarly the package may be qualified using a similar wafer process.



4.1 Change Procedure

Changes are controlled by ECN (Engineering Change Notice). For major changes a customer notification procedure is installed. All customers using affected products have to be notified by PCN (Product Change Notification) at least 60 days prior to the implementation of the change.

A major change is defined as a change which affects the electrical and/or mechanical specification as defined in the data sheet.

Examples of a major change:

- Maximum and minimum data book specifications
- End of Life / Product obsolescence
- Manufacturing location (Site Change)
- Direct raw material
- Lead frame material/design
- Package material/design
- Solder/lead plating process



4.2 Qualification Test Plan – ESD-Protection in Plastic Package

			# of	lots			
# DQD3000	STRESS	Abrv	device qual.	Family qual.	SS per lot	Reference	Remarks
	Pre- and Post- Stress Electrical Test	TEST			77	Data Sheet	
6.10	Pre-conditioning	PC				JESD22 A-113	Only performed at Surface Mount Devices (SMD)
1.11	External Visual	EV	1	3	All		
32.10	High Temperature Reverse Bias	HTRB	1	3	77	JESD22 A-108	
10.40	Temperature Cycling	TC	1	3	77	JESD22 A-104	
12.10	Autoclave	AC	1	3	77	JESD22 A-102	
11.11	High Humidity High Temp. Reverse Bias	H³TRB	1	3	77	JESD22 A-101	
7.13	ESD Characterization	Contact disc.	1	1	10	IEC 61000-4-2	
7.14	ESD Characterization	Air disc	1	1	10	IEC 61000-4-2	
1.10	Physical Dimension	PD	1	1	30	JESD22 B-100	
10.21	Resistance to Solder Heat	RSH	1	1	30	JESD22 B-106	
3.1X	Solderability	SD	1	3	10	J-STD-002	Only at SMD
4.1x	Dissolution of metallization	SD	1	3	10	J-STD-002	Only at SMD
31.10	High temp. storage	HTS	1	1	77	MIL-STD-750 Method 1031	
31.20	Low temp. storage	LTS	1	1	77	IEC 68-2-2 Ba	
32.10	High Temperature Reverse Bias	HTRB	1	1	77-0	JESD22 A-108	



4.3 Whisker Test Report

WHISKER TEST REPORT						
DIVISION	VISHAY SEMICONDUCTOR, DIODES DIVISION					
PRODUCT GROUP	SMALL SIGNAL ZENER DIODES					
PACKAGE STYLE:	DO-219AB (SMF)					
LEAD FINISH:	Lead (Pb)-free termination finish = "e3" = matte tin (Sn)					
ALSO VALID FOR:						
STANDARD:	JESD 201 class 2					
DATE	2012-May-21					

Whisker Testing Report

2
DO-219AB(SMF)
S07G
chang Road,200436,S
VSS
In Line Plating
1.257PPM

Finish Matte Underlayer NA Underlayer Spec NA Min thickness Uinch 354.33~472.44 Actual thickness 425,12 Min thickness Um 9~12 Actual thickness 10,80	Report Date	05.21.12
Underlayer Spec NA Min thickness Uinch 354.33~472.44 Actual thickness 425,12 Min thickness Um 9~12 Actual thickness 10,80	Finish	Matte
Min thickness Uinch 354.33~472.44 Actual thickness 425,12 Min thickness Um 9~12 Actual thickness 10,80	Underlayer	NA
Actual thickness 425,12 Min thickness Um 9~12 Actual thickness 10,80	Underlayer Spec	NA
Min thickness Um 9~12 Actual thickness 10,80	Min thickness Uinch	354.33~472.44
Actual thickness 10,80	Actual thickness	425,12
	Min thickness Um	9~12
	Actual thickness	10,80
Mitigation Annealed 1h/150°C	Mitigation	Annealed 1h/150℃
DC 1138	DC	1138

SPEC: MAX allowable Tin whisker length 45um

Lot No.	Duccondition	TC -55C/85C 10min				
Lot No.	Precondition	500C	1000C	1500C		
1	Pbfree reflow	0	0	0		
1	No reflow	0	0	0		
1	Snpb reflow	0	0	0		

SPEC: MAX allowable Tin whisker length 40um

Lot No.	Precondition	Temp./Humi. 30C/60%RH					
Lot No.		1000H	2000H	3000H	4000H		
1	Pbfree reflow	0	0	0	0		
1	No reflow	0	0	0	0		
1	Snpb reflow	0	0	0	0		

SPEC: MAX allowable Tin whisker length 40um

Lot No.	Precondition	High Temp./Humi. 55C/85%RH					
Lot No.		1000H	2000H	3000H	4000H		
1	Pbfree reflow	0	0	0	13,7		
1	No reflow	0	0	0	23,3		
1	Snpb reflow	0	0	0	21		



Detail Whisker Testing Data

Precondtioning: Pbfree reflow

Lot#	Devi Chec Lot # ce k TC -55C/85C 10min			Tei	Temp./Humi. 30C/60%RH			High Temp./Humi. 55C/85%RH					
	No.	Point	500C	1000C	1500C	1000H	2000H	3000H	4000H	1000H	2000H	3000H	4000H
1	1	1	0	0	0	0	0	0	0	0	0	0	0
1	1	2	0	0	0	0	0	0	0	0	0	0	0
1	2	3	0	0	0	0	0	0	0	0	0	0	0
1	2	4	0	0	0	0	0	0	0	0	0	0	13,7
1	3	5	0	0	0	0	0	0	0	0	0	0	11,5
1	3	6	0	0	0	0	0	0	0	0	0	0	0
	MAX		0	0	0	0	0	0	0	0	0	0	13,7

Precondtioning: No reflow

Lot#		Chec k	TC -55C/85C 10min			Tei	Temp./Humi. 30C/60%RH			High Temp./Humi. 55C/85%RH			
	No.	Point	500C	1000C	1500C	1000H	2000H	3000H	4000H	1000H	2000H	3000H	4000H
1	1	1	0	0	0	0	0	0	0	0	0	0	13
1	1	2	0	0	0	0	0	0	0	0	0	0	12,8
1	2	3	0	0	0	0	0	0	0	0	0	0	17,4
1	2	4	0	0	0	0	0	0	0	0	0	0	14,1
1	3	5	0	0	0	0	0	0	0	0	0	0	23,3
1	3	6	0	0	0	0	0	0	0	0	0	0	22,5
	MAX		0	0	0	0	0	0	0	0	0	0	23,3

Precondtioning: Snpb reflow

Lot#	Devi ce	Chec k	TC -	TC -55C/85C 10min			Temp./Humi. 30C/60%RH			High Temp./Humi. 55C/85%RH			
	No.	Point	500C	1000C	1500C	1000H	2000H	3000H	4000H	1000H	2000H	3000H	4000H
1	1	1	0	0	0	0	0	0	0	0	0	0	21
1	1	2	0	0	0	0	0	0	0	0	0	0	9,92
1	2	3	0	0	0	0	0	0	0	0	0	0	18,6
1	2	4	0	0	0	0	0	0	0	0	0	0	14
1	3	5	0	0	0	0	0	0	0	0	0	0	10,6
1	3	6	0	0	0	0	0	0	0	0	0	0	8,18
	MAX		0	0	0	0	0	0	0	0	0	0	21



Precondtioning: Pbfree reflow

Lot#	Device No.	Check Point	High	High Temp./Humi. 55C/85%RH					
1	1	1	NP	NP	NP	0			
1	1	2	NP	NP	NP	0			
1	2	3	NP	NP	NP	0			
1	2	4	NP	NP	NP 1900 5 5800 8 4mm of 90 6E 601(2012 1212) 1904 10 10 10 10 10 10 10 10 10 10 10 10 10	13,7			
1	3	5	0	NP V050: 8.56W 8.6mm×100 5E 501.0012 1 1 05* 600mm	V300: 3 26W 5 8mm d 30h EE \$61(20)2 1104	11,5			
1	3	6	NP	NP	NP	0			



Precondtioning: No reflow

Lot#	Device No.	Check Point	High Temp./Humi. 55C/85%RH			
1	1	1	NP N	13		
1	1	2	NP N	12,8		
1	2	3	NP NP NP NP NP NP	17,4		
1	2	4	NP N	14,1		
1	3	5	0000 1 500 V 2 2mm x 10 000 501 2012 1 1 22	23,3		
1	3	6	50000 5 2500 V 5 8mm x 100 55 50 (2012 12 200	22,5		




Precondtioning: Snpb reflow

Lot#	Device No.	Check Point	High Temp./Humi. 55C/85%RH				
1	1	1	NP NP NP NP NP NP	21			
1	1	2	NP N	9,92			
1	2	3	NP N	18,6			
1	2	4	NP N	14			
1	3	5	0000 5 Seve 8 term 110 05 60120121130 South 2 V000 5 20W 6 term of 00 15 6012121135 13 0 on 15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	10,6			
1	3	6	1900 5 250V 5 8mm x 100 55 501 2012 1 1/3 80 Ann 3 40 Ann	8,18			




Trend Chart


Test condition TC -55C/85C 10min



Test condition Temp./Humi. 30C/60%RH



Test condition High Temp./Humi. 55C/85%RH





4.4 ESD Classification

ESD - CLASSIFICATION

	RESULT				
ESD CLASSIFIC		THSTAND DLTAGE	FAIL/PASS		
НМВ	HUMAN BODY MODEL	>=	8000 V	0/10	
MM	MACHINE MODEL	>=	800 V	0/10	

ESD CLASSIFICATION LEVELS:

) 7 100 рF	WITHSTAND VOLTAGE	AEC Q101-001	ESD STM5.1 - 1998	Mil-Std-750D JESD22-A114-A
J BOD Ohm /	< 250 V	H0	CLASS 0	CLASS 0
교육	250 V TO < 500 V	H1A	CLASS 1A	CLASS 1A
1 400	500 V TO < 1000 V	H1B	CLASS 1B	CLASS 1B
HUMAN BODY EL1500 Ohm / 11	1000 V TO < 2000 V	H1C	CLASS 1C	CLASS 1C
HUMAN MODEL1500	2000 V TO < 4000 V	H2	CLASS 2	CLASS 2
Q	4000 V TO < 8000 V	H3A	CLASS 3A	CLASS 3A
_	> 8000 V	НЗВ	CLASS 3B	CLASS 3B
MODEL 200 pF	WITHSTAND VOLTAGE	AEC Q101-002	ESD STM5.2 - 2009	JESD22-A115-A
ο̈́ο	< 25 V	M0	M1A	Α
	25 V TO < 50 V	M1A	M1B	Α
CHINE Ohm /	50 V TO < 100 V	M1B	M1C	Α
	100 V TO < 200 V	M2	M2	A
) A	200 V TO < 400 V	M3	M3	В
2	> 400 V	M4	M4	С



5. User Information

5.1 Reflow Soldering

As per IPC/JEDEC J-STD-020E

total restricted to 3 soldering operations maximum

Temperature/Time Profile - Infrared-Soldering






Table 5-2 Classification Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly		
Preheat/Soak Temperature Min (T _{smin}) Temperature Max (T _{smax}) Time (t _s) from (T _{smin} to T _{smax})	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds		
Ramp-up rate (T _L to T _p)	3 °C/second max.	3 °C/second max.		
Liquidous temperature (T _L) Time (t _L) maintained above T _L	183 °C 60-150 seconds	217 °C 60-150 seconds		
Peak package body temperature (T _p)	For users T _p must not exceed the Classification temp in Table 4-1. For suppliers T _p must equal or exceed the Classification temp in Table 4-1.	For users T _p must not exceed the Classification temp in Table 4-2. For suppliers T _p must equal or exceed the Classification temp in Table 4-2.		
Time $(t_p)^*$ within 5 °C of the specified classification temperature (T_c) , see Figure 5-1.	20* seconds	30* seconds		
Ramp-down rate (T _p to T _L)	6 °C/second max.	6 °C/second max.		
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.		
* Tolerance for peak profile temperature (Tp) is	defined as a supplier minimum and a use	r maximum.		

- Note 1: All temperatures refer to the center of the package, measured on the package body surface that is facing up during assembly reflow (e.g., live-bug). If parts are reflowed in other than the normal live bug assembly reflow orientation (i.e., dead-bug), T_p shall be within ± 2 °C of the live bug T_p and still meet the T_c requirements, otherwise, the profile shall be adjusted to achieve the latter. To accurately measure actual peak package body temperatures, refer to JEP140 for recommended thermocouple use.
- Note 2: Reflow profiles in this document are for classification/preconditioning and are not meant to specify board assembly profiles. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed the parameters in this table.

For example, if T_c is 260 °C and time T_p is 30 seconds, this means the following for the supplier and the user:

- For a supplier: The peak temperature must be at least 260 °C. The time above 255 °C must be at least 30 seconds.
- For a user: The peak temperature must not exceed 260 °C. The time above 255 °C must not exceed 30 seconds.
- Note 3: All components in the test load shall meet the classification profile requirements.
- Note 4: SMD packages classified to a given moisture sensitivity level by using Procedures or Criteria defined within any previous version of J-STD-020, JESD22-A112 (rescinded), IPC-SM-786 (rescinded) do not need to be reclassified to the current revision unless a change in classification level or a higher peak classification temperature is desired.

Table 4-1 SnPb Eutectic Process – Classification Temperatures (T_c)

Package Thickness	Volume mm ³ <350	Volume mm³ ≥350		
<2.5 mm	235 °C	220 °C		
≥2.5 mm	220 °C	220 °C		

Table 4-2 Pb-Free Process – Classification Temperatures (T_c)

Package Thickness	Volume mm³ <350	Volume mm ³ 350 - 2000	Volume mm ³ >2000		
<1.6 mm	260 °C	260 °C	260 °C		
1.6 mm - 2.5 mm	260 °C	250 °C	245 °C		
>2.5 mm	250 °C	245 °C	245 °C		

- Note 1: Package "volume" excludes external terminals (e.g., balls, bumps, lands, leads) and/or non-integral heat sinks. Package volume includes the external dimensions of the package body, regardless if it has a cavity or is a passive package style.
- Note 2: At the discretion of the device manufacturer, but not the board assembler/user, the maximum peak package body temperature (T_p) can exceed the values specified in table 4-1 or 4-2. The use of a higher T_p does not change the classification temperature (T_c).
- Note 3: The maximum component temperature reached during reflow depends on package thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD packages may still exist.
- Note 4: Moisture sensitivity levels of components intended for use in a Pb-free assembly process shall be evaluated using the Pb-free classification temperatures and profiles defined in Tables 4-2 and 5-2, whether or not Pb-free.
- Note 5: SMD packages classified to a given moisture sensitivity level by using Procedures or Criteria defined within any previous version of J-STD-020, JESD22-A112 (rescinded), IPC-SM-786 (rescinded) do not need to be reclassified to the current revision unless a change in classification level or a higher peak classification temperature is desired.




5.2 Double Wave Soldering

As per IEC 61760-1

- maximum 2x
- total restricted to 3 soldering operations maximum

Temperature/Time Profile - Double Wave





6. Environmental Information

6.1 Environmental Policy

Vishay Small Signal Products has defined Environmental policy aimed at

- reducing the use of harmful chemicals in its processes
- reducing the content of harmful materials in its products
- using recyclable materials wherever possible
- reducing the energy content of its products

As part of that plan no ozone depleting chemicals are known to be used by either Vishay Small Signal Products or its sub-contractors processes.

All production sites are certified according to the international environmental standard ISO 14001.

6.2 Declaration of Material Contents





SEMICONDUCTOR Small Signal Products

MATERIAL CONTENT LIST

PACKAGE FAMILY:

DO-219AB-M (SMF)

DATE: REVISION: 21-Jan-2020 8 HALOGEN FREE

Rohs







		MATER	IAL CONTENT		
Part	Material	CAS N°	weight mg	% of weight	ppm of total weight
Lead frame	Cu	7440-50-8	6,20	97,45%	417218
42,8%	Fe	7439-89-6	0,15	2,40%	10275
	Zn	7440-66-6	0,008	0,12%	514
	Р	7723-14-0	0,002	0,03%	129
	TOTAL		6,36		
Terminal finish	Sn	7440-31-5	0,210	100,0%	14137
1,4%	TOTAL		0,21		
Die solder	Pb *)	7439-92-1	0,13	92,52%	8415
(solder paste)	Sn	7440-31-5	0,007	4,96%	451
0,9%	Ag	7440-22-4	0,003	2,52%	229
	TOTAL		0,14		
Silicon	Si	7440-21-3	0,47	99,6%	31504
chip	Silicon dioxide	14808-60-7	0,002	0,43%	135
3,2%	And/or traces of Au,A	s,Ti,Ag,Al, Ni, Pd	, Cu		
	TOTAL		0,47		
Molding compound	Fused Silica	60676-86-0	6,14	80,00%	413595
51,7%	Cured polymer (epoxy + phenolic resin reacted)	26834-02-6	1,45	18,93%	97867
	Carbon Balck	1333-86-4	0,04	0,52%	2688
	Mixed Siloxanes	trade secrete	0,04	0,55%	2843
	TOTAL		7,68		
Total weight			14,86		

Remark: Total weight range ± 10%

*) Lead in high melting temperature type solder acc. RoHS exempted

**) N. D. = not detected

Reflow Soldering acc. J-STD-020

Material Analyses Reports available on request



7. Other Data

7.1 Approval Certificates

Vishay Semiconductor, Vöcklabruck, Austria IATF16949 / ISO9001 / ISO14001 / OHSAS18001 / EMAS
















Vishay Budapest, Hungary IATF16949 / OHSAS18001 (MSZ 28001) / ISO14001










Vishay, Heilbronn, Germany IATF16949 / ISO9001 / ISO14001









Vishay Shanghai, China IATF16949 / ISO 9001 / ISO14001 / BS OHSAS 18001











7.2 Databook Reference

The following data references are available for this device:

- 1. Vishay Databook
- 2. Applications Notes

3. Internet homepage: http://www.vishay.com

Reference Address

All enquiries relating to this document should be addressed to the following:

Vishay Semiconductor (Austria) Ges.m.b.H.

Telefunkenstraße 5

A-4840 Vöcklabruck / AUSTRIA

Phone: + 43 7672 72451 0 Fax: + 43 7672 72451 280

Vishay

The information given in this document is believed to be accurate and reliable. However no responsibility is assumed by Vishay Semiconductor (Austria) Ges.m.b.H. for its use. No specific guarantee or warranty is implied or given by this data unless agreed in writing elsewhere.

Vishay Semiconductor (Austria) Ges.m.b.H. reserve the right to update or modify this information without notification, at any time, in the interests of providing the latest information.

Parts of this publication may be reproduced without special permission on the condition that our author and source are quoted and that two copies of such extracts are placed at our disposal after publication. Before use of such reproduced material the user should check that the information is current.

Written permission must be obtained from the publisher for complete reprints or translations.



8. Locations

General Production Locations of the Division Small Signal Products

Location	Country	City	Assessment
Vishay Vöcklabruck	Austria	Vöcklabruck	IATF 16949 ISO 9001 ISO 14001
Vishay Budapest	Hungary	Budapest	IATF 16949 ISO 9001 ISO 14001
Vishay Heilbronn	Germany	Heilbronn	IATF 16949 ISO 9001 ISO 14001
Vishay Shanghai	China	Shanghai	IATF 16949 ISO 9001 ISO 14001
Vishay Tianjin	China	Tianjin	IATF 16949 ISO 9001 ISO 14001
Vishay Taipei	Taiwan	New Taipei City	IATF 16949 ISO 9001 ISO 14001
Subcon	China	Chuzhou	IATF 16949 ISO 9001 ISO 14001
Subcon	China	Suzhou	IATF 16949 ISO 9001 ISO 14001
Subcon	Korea	Iksan	IATF 16949 ISO 9001 ISO 14001
Subcon	China	Shanwei	IATF 16949 ISO 9001 ISO 14001
Subcon	China	Chengdu	IATF 16949 ISO 9001 ISO 14001
Subcon	China	Jinan	ISO 9001
Wafer Foundry	China	Hangzhou	IATF 16949 ISO 9001 ISO 14001



9. Revision history

Issue	Revision	Modification Notice	Applicable from
FEB-16	Revision 1	1 st Edition	February 2016
SEP-16	Revision 2	General Update	September 2016
JAN-20	Revision 3	General Update	January 2020