

Current Mode PWM Controller

FEATURES

- Optimized for off-line and DC to DC converters
- Low start up current (<1mA)
- Automatic feed forward compensation
- Pulse-by-pulse current limiting
- Enhanced load response characteristics
- Under-voltage lockout with hysteresis
- Double pulse suppression
- High current totem pole output
- Internally trimmed bandgap reference
- 500KHz operation
- Low R_o error amp

DESCRIPTION

The UC1842/3/4/5 family of control ICs provides the necessary features to implement off-line or DC to DC fixed frequency current mode control schemes with a minimal external parts count. Internally implemented circuits include under-voltage lockout featuring start up current less than 1mA, a precision reference trimmed for accuracy at the error amp input, logic to insure latched operation, a PWM comparator which also provides current limit control, and a totem pole output stage designed to source or sink high peak current. The output stage, suitable for driving N Channel MOSFETs, is low in the off state.


Differences between members of this family are the under-voltage lockout thresholds and maximum duty cycle ranges. The UC1842 and UC1844 have UVLO thresholds of 16V (on) and 10V (off), ideally suited to off-line applications. The corresponding thresholds for the UC1843 and UC1845 are 8.5V and 7.9V. The UC1842 and UC1843 can operate to duty cycles approaching 100%. A range of zero to < 50% is obtained by the UC1844 and UC1845 by the addition of an internal toggle flip flop which blanks the output off every other clock cycle.

ABSOLUTE MAXIMUM RATINGS (Note 1)


Supply Voltage (Low Impedance Source)	30V
Supply Voltage ($I_{CC} < 30mA$)	Self Limiting
Output Current	$\pm 1A$
Output Energy (Capacitive Load)	5 μ J
Analog Inputs (Pins 2, 3)	-0.3V to +6.3V
Error Amp Output Sink Current	10mA
Power Dissipation at $T_A \leq 25^\circ C$ (DIL-8)	1W
Derate 8mW/ $^\circ C$ for $T_A > 25^\circ C$	
Power Dissipation at $T_A \leq 25^\circ C$ (SO-14)	725mW
Derate 5.8mW/ $^\circ C$ for $T_A > 25^\circ C$	
Storage Temperature Range	$-65^\circ C$ to $+150^\circ C$
Lead Temperature (Soldering, 10 Seconds)	300 $^\circ C$

Note: 1 All voltages are with respect to Pin 5.
All currents are positive into the specified terminal

CONNECTION DIAGRAM



BLOCK DIAGRAM



ELECTRICAL SPECIFICATIONS (Unless otherwise stated, these specifications apply for $-55 \leq T_A \leq 125^\circ\text{C}$ for UC184X; $-25 \leq T_A \leq 85^\circ\text{C}$ for UC284X; $0 \leq T_A \leq 70^\circ\text{C}$ for UC384X; $V_{CC} = 15\text{V}$ (Note 5); $R_T = 10\text{K}$; $C_T = 3.3\text{nF}$.) $T_A = T_J$

PARAMETER	TEST CONDITIONS	UC184X UC284X			UC384X			UNITS
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Reference Section								
Output Voltage	$T_J = 25^\circ\text{C}$, $I_O = 1\text{mA}$	4.95	5.00	5.05	4.90	5.00	5.10	V
Line Regulation	$12 \leq V_{IN} \leq 25\text{V}$		6	20		6	20	mV
Load Regulation	$1 \leq I_O \leq 20\text{mA}$		6	25		6	25	mV
Temp. Stability	(Note 2)		0.2	0.4		0.2	0.4	mV/ $^\circ\text{C}$
Total Output Variation	Line, Load, Temp. (Note 2)	4.9		5.1	4.82		5.18	V
Output Noise Voltage	$10\text{Hz} \leq f \leq 10\text{KHz}$, $T_J = 25^\circ\text{C}$ (Note 2)		50			50		μV
Long Term Stability	$T_A = 125^\circ\text{C}$, 1000 Hrs. (Note 2)		5	25		5	25	mV
Output Short Circuit		-30	-100	-180	-30	-100	-180	mA
Oscillator Section								
Initial Accuracy	$T_J = 25^\circ\text{C}$ (Note 6)	47	52	57	47	52	57	KHz
Voltage Stability	$12 \leq V_{CC} \leq 25\text{V}$		0.2	1		0.2	1	%
Temp. Stability	$T_{MIN} \leq T_A \leq T_{MAX}$ (Note 2)		5			5		%
Amplitude	$V_{PIN 4}$ peak to peak		1.7			1.7		V
Error Amp Section								
Input Voltage	$V_{PIN 1} = 2.5\text{V}$	2.45	2.50	2.55	2.42	2.50	2.58	V
Input Bias Current			-0.3	-1		-0.3	-2	μA
A_{VOL}	$2 \leq V_O \leq 4\text{V}$	65	90		65	90		dB
Unity Gain Bandwidth	(Note 2) $T_J = 25^\circ\text{C}$	0.7	1		0.7	1		MHz
PSRR	$12 \leq V_{CC} \leq 25\text{V}$	60	70		60	70		dB
Output Sink Current	$V_{PIN 2} = 2.7\text{V}$, $V_{PIN 1} = 1.1\text{V}$	2	6		2	6		mA
Output Source Current	$V_{PIN 2} = 2.3\text{V}$, $V_{PIN 1} = 5\text{V}$	-0.5	-0.8		-0.5	-0.8		mA
V_{OUT} High	$V_{PIN 2} = 2.3\text{V}$, $R_L = 15\text{K}$ to ground	5	6		5	6		V
V_{OUT} Low	$V_{PIN 2} = 2.7\text{V}$, $R_L = 15\text{K}$ to Pin 8		0.7	1.1		0.7	1.1	V
Current Sense Section								
Gain	(Notes 3 & 4)	2.85	3	3.15	2.85	3	3.15	V/V
Maximum Input Signal	$V_{PIN 1} = 5\text{V}$ (Note 3)	0.9	1	1.1	0.9	1	1.1	V
PSRR	$12 \leq V_{CC} \leq 25\text{V}$ (Note 3)		70			70		dB
Input Bias Current			-2	-10		-2	-10	μA
Delay to Output	$V_{PIN 3} = 0$ to 2V		150	300		150	300	ns
Output Section								
Output Low Level	$I_{SINK} = 20\text{mA}$		0.1	0.4		0.1	0.4	V
	$I_{SINK} = 200\text{mA}$		1.5	2.2		1.5	2.2	V
Output High Level	$I_{SOURCE} = 20\text{mA}$	13	13.5		13	13.5		V
	$I_{SOURCE} = 200\text{mA}$	12	13.5		12	13.5		V
Rise Time	$T_J = 25^\circ\text{C}$, $C_L = 1\text{nF}$ (Note 2)		50	150		50	150	ns
Fall Time	$T_J = 25^\circ\text{C}$, $C_L = 1\text{nF}$ (Note 2)		50	150		50	150	ns

4

Notes: 2. These parameters, although guaranteed, are not 100% tested in production.

3. Parameter measured at trip point of latch with $V_{PIN 2} = 0$.

4. Gain defined as:

$$A = \frac{\Delta V_{PIN 1}}{\Delta V_{PIN 3}}; 0 \leq V_{PIN 3} \leq 0.8\text{V}.$$

5. Adjust V_{CC} above the start threshold before setting at 15V.

6. Output frequency equals oscillator frequency for the UC1842 and UC1843.

Output frequency is one half oscillator frequency for the UC1844 and UC1845.

ELECTRICAL SPECIFICATIONS (Unless otherwise stated, these specifications apply for $-55 \leq T_A \leq 125^\circ\text{C}$ for UC184X; $-25 \leq T_A \leq 85^\circ\text{C}$ for UC284X; $0 \leq T_A \leq 70^\circ\text{C}$ for UC384X; $V_{CC} = 15\text{V}$ (Note 5); $R_T = 10\text{K}$; $C_T = 3.3\text{nF}$.) $T_A = T_J$


PARAMETER	TEST CONDITIONS	UC184X UC284X			UC384X			UNITS
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Under-Voltage Lockout Section								
Start Threshold	X842/4	15	16	17	14.5	16	17.5	V
	X843/5	7.8	8.4	9.0	7.8	8.4	9.0	V
Min. Operating Voltage After Turn On	X842/4	9	10	11	8.5	10	11.5	V
	X843/5	7.0	7.6	8.2	7.0	7.6	8.2	V
PWM Section								
Maximum Duty Cycle	X842/3	95	97	100	95	97	100	%
	X844/5	46	48	50	47	48	50	%
Minimum Duty Cycle				0			0	%
Total Standby Current								
Start-Up Current			0.5	1		0.5	1	mA
Operating Supply Current	$V_{PIN\ 2} = V_{PIN\ 3} = 0\text{V}$		11	17		11	17	mA
V_{CC} Zener Voltage	$I_{CC} = 25\text{mA}$		34			34		V

- Notes:**
2. These parameters, although guaranteed, are not 100% tested in production.
 3. Parameter measured at trip point of latch with $V_{PIN\ 2} = 0$.
 4. Gain defined as:


$$A = \frac{\Delta V_{PIN\ 1}}{\Delta V_{PIN\ 3}}; 0 \leq V_{PIN\ 3} \leq 0.8\text{V}.$$

5. Adjust V_{CC} above the start threshold before setting at 15V.
6. Output frequency equals oscillator frequency for the UC1842 and UC1843.
 Output frequency is one half oscillator frequency for the UC1844 and UC1845.


ERROR AMP CONFIGURATION



UNDER-VOLTAGE LOCKOUT




CURRENT SENSE CIRCUIT




4


OSCILLATOR SECTION




Output Saturation Characteristics




Error Amplifier Open-Loop Frequency Response




OPEN-LOOP LABORATORY TEST FIXTURE



SHUTDOWN TECHNIQUES



OFFLINE FLYBACK REGULATOR



4


Power Supply Specifications

1. Input Voltage: 95VAC to 130VAC (50Hz/60Hz)
2. Line Isolation: 3750V
3. Switching Frequency: 40KHz
4. Efficiency @ Full Load: 70%

5. Output Voltage:

- A. +5V, ±5%: 1A to 4A load
Ripple voltage: 50mV P-P Max.
- B. +12V, ±3%: 0.1A to 0.3A load
Ripple voltage: 100mV P-P Max
- C. -12V, ±3%: 0.1A to 0.3A load
Ripple voltage: 100mV P-P Max

SLOPE COMPENSATION



A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converters requiring duty cycles over 50%.

Note that capacitor, C, forms a filter with R₂ to suppress the leading edge switch spikes.