SCAS164A - JANUARY 1991 - REVISED APRIL 1996


- **Members of the Texas Instruments** Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes **PCB Layout**
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- **EPIC™** (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

description

The 'ACT16657 contain two noninverting octal transceiver sections with separate parity generator/checker circuits and control signals. For either section, the transmit/receive $(1T/\overline{R})$ or $2T/\overline{R}$) input determines the direction of data flow. When $1T/\overline{R}$ (or $2T/\overline{R}$) is high, data flows from the 1A (or 2A) port to the 1B (or 2B) port (transmit mode); when $1T/\overline{R}$ (or $2T/\overline{R}$) is low, data flows from the 1B (or 2B) port to the 1A (or 2A) port (receive mode). When the output-enable (10E or 2OE) input is high, both the 1A (or 2A) and 1B (or 2B) ports are in the high-impedance state.

Odd or even parity is selected by a logic high or low level, respectively, on the 1ODD/EVEN (or 2ODD/EVEN) input. 1PARITY (or 2PARITY) carries the parity bit value; it is an output from the parity generator/checker in the transmit mode and an input to the parity generator/checker in the receive mode.

54ACT16657...WD PACKAGE 74ACT16657 . . . DL PACKAGE (TOP VIEW)



NC - No internal connection

In the transmit mode, after the 1A (or 2A) bus is polled to determine the number of high bits, 1PARITY (or 2PARITY) is set to the logic level that maintains the parity sense selected by the level at the 1ODD/EVEN (or 2ODD/EVEN) input. For example, if 1ODD/EVEN is low (even parity selected) and there are five high bits on the 1A bus, then 1PARITY is set to the logic high level so that an even number of the nine total bits (eight 1A-bus bits plus parity bit) are high.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



SCAS164A - JANUARY 1991 - REVISED APRIL 1996

description (continued)

In the receive mode, after the 1B (or 2B) bus is polled to determine the number of high bits, the 1ERR (or 2ERR) output logic level indicates whether or not the data to be received exhibits the correct parity sense. For example, if 1ODD/EVEN is high (odd parity selected), 1PARITY is high, and there are three high bits on the 1B bus, then 1ERR is low, indicating a parity error.

The 74ACT16657 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.


The 54ACT16657 is characterized for operation over the full military temperature range of -55° C to 125°C. The 74ACT16657 is characterized for operation from -40° C to 85°C.

FUNCTION TABLE

NUMBER OF A OR B		INPU	JTS	INPUT/OUTPUT	OUTPUTS		
INPUTS THAT ARE HIGH	OE	T/R	ODD/EVEN	PARITY	ERR	OUTPUT MODE	
	L	Н	Н	Н	Z	Transmit	
	L	Н	L	L	Z	Transmit	
02469	L	L	Н	Н	Н	Receive	
0, 2, 4, 6, 8	L	L	Н			Receive	
	L	L	L	Н	L	Receive	
	L	L	L	L	Н	Receive	
	L	Н	Н	L	Z	Transmit	
	L	Н	L	Н	Z	Transmit	
1 2 5 7	L	L	Н	Н	L	Receive	
1, 3, 5, 7	L	L	Н	L	Н	Receive	
	L	L	L	Н	Н	Receive	
	L	L	L	L	L	Receive	
Don't care	Н	Χ	Х	Z	Z	Z	




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCAS164A - JANUARY 1991 - REVISED APRIL 1996

logic diagram, each transceiver (positive logic)





SCAS164A – JANUARY 1991 – REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)—C	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)C	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{ K }$ ($V_{ C }$ or $V_{ C }$ $V_{ C }$	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±500 mA
Maximum package power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.4 W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		54ACT16657		74ACT16657			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		1/2	2			V
VIL	Low-level input voltage		S.	0.8			0.8	V
٧ _I	Input voltage	0	Q	VCC	0		VCC	V
٧o	Output voltage	0	Ç	VCC	0		VCC	V
loh	High-level output current	4	2	-24			-24	mA
loL	Low-level output current	W.)	24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The maximum package power dissipation is calculated using a junction temperature of 150 °C and a board trace length of 750 mils.

54ACT16657, 74ACT16657 16-BIT TRANSCEIVERS

WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

SCAS164A - JANUARY 1991 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V	T,	Δ = 25°C	;	54ACT16657		74ACT16657		UNIT	
		TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT	
		I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4			
		ΙΟΗ = -50 μΑ	5.5 V	5.4			5.4		5.4			
Vон		I _{OH} = -24 mA	4.5 V	3.94			3.8		3.8		V	
		10H = -24 IIIA	5.5 V	4.94			4.8		4.8			
		I _{OH} = -75 mA [†]	5.5 V				3.85		3.85		1	
		I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1		
VOL		ΙΟΣ = 30 μΑ	5.5 V			0.1		0.1		0.1	V	
		10. – 24 mA	4.5 V			0.36		0.44		0.44		
		I _{OL} = 24 mA	5.5 V			0.36	.4	0.44		0.44		
		I _{OL} = 75 mA [†]	5.5 V				(0)	1.65		1.65		
lį	A or B ports	V _I = V _{CC} or GND	5.5 V			±0.1	$g_{Q_{\zeta}}$	±1		±1	μΑ	
l _{OZ} ‡	Control inputs	$V_O = V_{CC}$ or GND	5.5 V			±0.5) Yo	±5		±5	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μΑ	
ΔICC§		One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			0.9		1		1	mA	
Ci	Control inputs	V _I = V _{CC} or GND	5 V		4.5						pF	
Co	ERR	$V_O = V_{CC}$ or GND	5 V		11						pF	
C _{io}	A or B ports	V _O = V _{CC} or GND	5 V		12						pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C			54ACT16657		74ACT16657		l _{UNIT}
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A or B	B or A	4.1	7.3	9.6	4.1	10.7	4.1	10.7	ns
t _{PHL}	AUIB	BULA	3.2	6.8	9.8	3.2	10.6	3.2	10.6	115
t _{PLH}	А	PARITY	4	8.6	12.9	4	14.3	4	14.3	ns
t _{PHL}	A	PARITI	4.3	9	13.1	4.3	14.3	4.3	14.3	115
^t PLH	ODD (E) (E)	DADITY FDD	3.7	8.3	12.3	3.7	13.7	3.7	13.7	— ns I
t _{PHL}	ODD/EVEN	PARITY, ERR	4.1	8.8	12.8	4.1	14.1	4.1	14.1	
^t PLH	В	ERR	3.9 8.6	13	3.9	14.6	3.9	14.6	ns	
^t PHL	В	ERK	4.3	9	13.3	4.3	14.7	4.3	14.7	115
^t PLH	PARITY	ERR	3.8	8.4	12.2	3.8	13.8	3.8	13.8	ns
^t PHL	FARITI	EKK	4.1	8	12.8	4.1	14.2	4.1	14.2	115
^t PZH		4 B BADITY	2.6	6.1	10.1	2.6	11.3	2.6	11.3	ns
^t PZL	ŌĒ	A, B, PARITY, or ERR	3.2	7.2	11.7	3.2	13	3.2	13	115
^t PHZ	ŌĒ	A D DADITY or EDD	5.9	8.6	10.5	5.9	11.2	5.9	11.2	ns
[†] PLZ	UE .	A, B, PARITY, or ERR	5.3	8	9.8	5.3	10.5	5.3	10.5	115



[‡] For I/O ports, the parameter IOZ includes the input leakage current.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.


SCAS164A - JANUARY 1991 - REVISED APRIL 1996

WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	TYP	UNIT		
	Dower discipation conscitance per transciver	Outputs enabled	$C_1 = 50 pF$	f = 1 MHz	76	nE
C _{pd} Power dissipation capacitance per transceiver		Outputs disabled	CL = 50 pr,	t = 1 MHz	35	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 3$ ns, $t_f = 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





.com 24-Feb-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74ACT16657DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ACT16657DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ACT16657DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ACT16657DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated