

54AC11194, 74AC11194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

TI0110—D3386, NOVEMBER 1989

- Parallel-to-Serial, Serial-to-Parallel Conversions
- Left or Right Shifts
- Parallel Synchronous Loading
- Direct Overriding Clear
- Temporary Data Latching Capability
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- μ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Plastic and Ceramic 300-mil DIPs

description

These bidirectional shift registers feature parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation:


- Parallel (broadside) load
- Shift right (in the direction Q_A toward Q_D)
- Shift left (in the direction Q_D toward Q_A)
- Inhibit clocking (do nothing).

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S₀ and S₁, high. The data are loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.


Shift right is accomplished synchronously with the rising edge of the clock pulse when S₀ is high and S₁ is low. Serial data for this mode is entered at the shift-right data input. When S₀ is low and S₁ is high, data shifts left synchronously, and new data is entered at the shift-left serial inputs. Clocking of the flip-flop is inhibited when both mode control inputs are low.

The 54AC11194 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11194 is characterized for operation from -40°C to 85°C.

54AC11194 ... J PACKAGE
74AC11194 ... DW OR N PACKAGE
(TOP VIEW)



54AC11194 ... FK PACKAGE
(TOP VIEW)



EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1989, Texas Instruments Incorporated

2-277

54AC11194, 74AC11194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

D3386, NOVEMBER 1989—T10110

FUNCTION TABLE

CLEAR	MODE		CLOCK	INPUTS				OUTPUTS					
	S1	S0		SERIAL		PARALLEL				QA	QB	QC	QD
				LEFT	RIGHT	A	B	C	D				
L	X	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	X	QA0	QB0	QC0	QD0
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	X	X	X	X	H	QAn	QBn	QCn
H	L	H	↑	X	L	X	X	X	X	L	QAn	QBn	QCn
H	H	L	↑	H	X	X	X	X	X	QBn	QCn	QDn	H
H	H	L	↑	L	X	X	X	X	X	QBn	QCn	QDn	L
H	L	L	X	X	X	X	X	X	X	QAO	QBO	QCO	QDO

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)


↑ = transition from low to high level

a,b,c,d = the level of steady-state input at inputs A, B, C, or D, respectively.

QA0, QB0, QC0, QD0 = the level of QA, QB, QC, or QD, respectively, before the indicated steady-state input conditions were established.

QAn, QBn, QCn, QDn = the level of QA, QB, QC, or QD, respectively, before the most recent ↑ transition of the clock.

logic symbol




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, J, or N packages.

54AC11194, 74AC11194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS


TI0110—D3386, NOVEMBER 1989

logic diagram (positive logic)



Pin numbers shown are for DW, J, and N packages.

typical clear, load, right-shift, inhibit, and clear sequences



54AC11194, 74AC11194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

D3386, NOVEMBER 1989—TI0110

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND pins	± 100 mA
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		54AC11194			74AC11194			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	3	5	5.5	3	5	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 3$ V	2.1		2.1			V
		$V_{CC} = 4.5$ V	3.15		3.15			
		$V_{CC} = 5.5$ V	3.85		3.85			
V_{IL}	Low-level input voltage	$V_{CC} = 3$ V	0.9		0.9			V
		$V_{CC} = 4.5$ V	1.35		1.35			
		$V_{CC} = 5.5$ V	1.65		1.65			
I_{OH}	High-level output current	$V_{CC} = 3$ V	-4		-4			mA
		$V_{CC} = 4.5$ V	-24		-24			
		$V_{CC} = 5.5$ V	-24		-24			
I_{OL}	Low-level output current	$V_{CC} = 3$ V	12		12			mA
		$V_{CC} = 4.5$ V	24		24			
		$V_{CC} = 5.5$ V	24		24			
V_I	Input voltage	0	V_{CC}		0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		0	V_{CC}		V
$\Delta t / \Delta v$	Input transition rise or fall rate	0	10		0	10		ns/V
T_A	Operating free-air temperature	-55	125		-40	85		°C

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54AC11194, 74AC11194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

TI0110—D3386, NOVEMBER 1989

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54AC11194		74AC11194		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 μA	3 V	2.9			2.9	2.9		V	
		4.5 V	4.4			4.4	4.4			
		5.5 V	5.4			5.4	5.4			
	I _{OH} = -4 mA	3 V	2.58			2.4	2.48			
		4.5 V	3.94			3.7	3.8			
	I _{OH} = -24 mA	4.5 V	3.94			4.7	4.8			
		5.5 V								
I _{OH} = -50 mA†	5.5 V				3.85					
I _{OH} = -75 mA†	5.5 V					3.85				
V _{OL}	I _{OL} = 50 μA	3 V		0.1		0.1	0.1		V	
		4.5 V		0.1		0.1	0.1			
		5.5 V		0.1		0.1	0.1			
	I _{OL} = 12 mA	3 V		0.36		0.5	0.44			
		4.5 V		0.36		0.5	0.44			
	I _{OL} = 24 mA	4.5 V		0.36		0.5	0.44			
		5.5 V		0.36		0.5	0.44			
I _{OL} = 50 mA†	5.5 V				1.65					
I _{OL} = 75 mA†	5.5 V					1.65				
I _I	V _I = V _{CC} or GND	5.5 V		±0.1		±1	±1	μA		
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V		8		160	80	μA		
C _i	V _I = V _{CC} or GND	5 V		4				pF		

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

**timing requirements over recommended operating free-air temperature range,
V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)**

PARAMETER		T _A = 25°C		54AC11194		74AC11194		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	90	0	90	0	90	MHz
t _w	Pulse duration	CLK high	5.5		5.5	5.5		ns
		CLK low	5.5		5.5	5.5		
		CLR low	4.5		4.5	4.5		
t _{su}	Setup time data before CLK ↑	Select	5		5	5		ns
		Data	4		4	4		
t _h	Hold time, data after CLK ↑	Select	1.5		1.5	1.5		ns
		Data	0.5		0.5	0.5		
t	Recovery time	1		1	1	1		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-281

54AC11194, 74AC11194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

D3386, NOVEMBER 1989—TI0110

timing requirements over recommended operating free-air temperature range,
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted)

PARAMETER			$T_A = 25^\circ\text{C}$		54AC11194		74AC11194		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency		0	100	0	100	0	100	MHz
t_w	Pulse duration	CLK high	5		5		5		ns
		CLK low	5		5		5		
		CLR low	4.5		4.5		4.5		
t_{su}	Setup time before CLK \uparrow	Select	4		4		4		ns
		Data	2.5		2.5		2.5		
t_h	Hold time after CLK \uparrow	Select	1.5		1.5		1.5		ns
		Data	1		1		1		
t	Recovery time		1		1		1		ns

switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC11194		74AC11194		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			90	120		90		90		MHz
t_{PHL}	CLK	Any Q	1	5.8	8.4	1	10.1	1	9.5	ns
t_{PLH}			1	6.6	8.9	1	11.3	1	10.2	
t_{PHL}	CLR	Any Q	1.7	7.1	9.5	1.7	11.6	1.7	10.7	ns

switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC11194		74AC11194		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			100	130		100		100		MHz
t_{PHL}	CLK	Any Q	0.8	3.9	6.2	0.8	7.3	0.8	6.8	ns
t_{PLH}			1.1	4.4	6.6	1.1	8.6	1.1	7.7	
t_{PHL}	CLR	Any Q	1.5	4.6	7	1.5	8.5	1.5	7.8	ns

operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance	$C_L = 50\text{ pF}$, $f = 1\text{ MHz}$	66	pF


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



54AC11194, 74AC11194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

TI0110—D3386, NOVEMBER 1989

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by the generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. The outputs are measured one at a time with one transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS