The Engineering Staff of TEXAS INSTRUMENTS INCORPORATED Semiconductor Group



Bipolar Memory Data Manual

SEPTEMBER 1977

TEXAS INSTRUMENTS

96

Ong

003951

TI



SCHOTTKY† PROMS

SERIES 54S/74S PROGRAMMABLE READ-ONLY MEMORIES

- Titanium-Tungsten (Ti-W) Fuse Links for Fast Low-Voltage Reliable Programming
- Full Decoding and Chip Select Simplify System Design
- Power-Down Versions ('\$450, '\$451) Can Reduce System Power Requirements
- Fast Chip Select to Simplify System Decode
- Choice of Three-State or Open Collector Outputs
- PNP Inputs for Reduced Loading on System **Buffers/Drivers**
- Applications Include:

Microprogramming/Firmware Loaders Code Converters/Character Generators Translators/Emulators

Address Mapping/Look-Up Tables

TYPE NUMBER	R (PACKAGES)		OUTPUT	TYP	CAL PERFOR	ORM INCE		
7,772,190,1002		BIT SIZE	ACCESS	POWER 👟				
-55°C to 125°C 0°	0°C to 70°C	(ORGANIZATION)	CONFIGURATION	ADDRESS (SELECT	DISSIPATION		
SN54S450(J)	SN74S450(J,N)	8192 bits	three-state	45 ns	20 ns	600/100 [†] mW		
SN54S451(J)	SN74S451(J,N)	1024 W × 8 B	open-collector	1 -01.5	201.0			
SN54S478(J)	SN74S478(J,N) V	/ 8192 bits	three-state	45 ns	20 ns T	600 mW		
SN54S479(J)	SN74S479(J,N) V	1024 W x 8 B	open-collector	40.15				
SN54S2708(J)	SN74S2708(J,N)	8192 bits	three-state	45 ns	20 ns	600 mW		
SN54S3708(J)	SN74S3708(J,N)	1024 W x 8 B	open-collector	- 45 113				
SN545476(J)	SN74S476(J,N) V		three-state	35 ns	(15 ms	475 mW		
SN54S477(J)	SN74S477(J,N)	1024 W x 4 B	open-collector					

t Power down SN54S/74S478 3-S OUTPUTS SN54S/74S2708 3-S OUTPUTS SN54S/74S450 3-S OUTPUTS SN54S/74S476 3-S OUTPUTS SN54S/74S479 O-C OUTPUTS SN54S/74S3708 O-C OUTPUTS SN54S/74S451 O-C OUTPUTS SN54S/74S477 O-C OUTPUTS 8192 BITS 8192 BITS **8192 RITS** 4096 BITS (1024 WORDS BY 8 BITS) (1024 WORDS BY 8 BITS) (1024 WORDS BY 8 BITS) (1024 WORDS BY 4 BITS) '\$450, '\$451 'S478, 'S479 'S2708 'S3708 'S476, 'S477 18 VCC 33 AD 1 ADF 2 23 AO 1 AD G Z 23 AD 1 AD 6 2 A0 G 2 16 AD I ADE 3 C 22 40 1 F ZZ AD Z AD F 3 A0 F 3 AD F 3 ADD 4 S 5 15 AD J [] ու ւ AD E 4 20 400 AD E 4 AD E 4 5 14 DO 1 21 MC 20 S 1 19 MC 11 MC 12 DO N 16 DO 7 15 DO 8 14 DO 5 13 DO 4 20 K 1 20 5 2 40 D 5 AD D 5 13 DO 2 196 2 196 2 1700 0 AD C 6 19 5 3 AD C 6 5 12 nn 1 AD B 1 185 4 AD B ? D 11 004 \$1 8 C ∏ 1700 **s** AD A 8 AD A B D 10 Š2 16 00 7 DO 1 9 MAXIMUM DELAY TIMES 15 00 8 15006 DO 2 10 00 2 H TYPE ADDRESS EN DISABLE 14 00 5 14003 DO 2 11 F 00 3 11 40 ns 40 ns Fi 1300 # SN545' 75 ns GMD 12 30 ns 30 ns SN74S' 60 ns

description

These monolithic TTL programmable read-only memories (PROM's) features titanium-tungsten (Ti-W) fuse links with each link designed to program with a 100 microsecond pulse. They offer considerable flexibility for upgrading existing designs or improving new designs as they feature full Schottky clamping for improved performance, low-current MOS-compatible pin-p inputs, and choice of busidriving three state or open-collector outputs. Additionally, the 'S450, 'S451 features dual enable/disable inputs which power-down or power-up the PROM providing additional cost effectiveness in power-sensitive applications. The power-down and power-up functions are sequenced to occur with the outputs at a high impedance.

Data can be electrically programmed, as desired, at any bit location in accordance with the programming procedure specified. These new PROM's are supplied with a high logic-level output condition stored at each bit location. The programming procedure open-circuits Ti-W metal links, which reverses the stored logic level at selected locations. The

DESIGN GOAL

This document provides tentative information on a product in the developmental stags. Texas instruments reserves the right to change or discontinue this product without notice.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 + DALLAS, TEXAS 75222

Schottky-Barrier diodensistor is patented by Texas 917 † Integrated clamped trans instruments.

SERIES 54S/74S PROGRAMMABLE READ-ONLY MEMORIES

icedure is irreversible. Once altered, the output for that bit location is permanently programmed. Outputs never ring been altered may later be programmed to supply the opposite output level. Operation of the unit within the ommended operating conditions will not alter the memory content. Active level(s) at the chip-select(s) or memory ible (E) input(s) activates all of the outputs, and the 'S450, 'S451 memory enable will initiate a power-up sequence. inactive level at any chip-select or memory enable input causes all outputs to be off, and the memory enable will tiate a power-down sequence. The three-state output offers the convenience of an open-collector output with the ed of a totem-pole output, it can be bus-connected to other similar outputs yet it retains the fast rise time iracteristic of the TTL totem-pole output. The open-collector output offers the capability of direct interface with a a line having a passive pull-up.

te maximum ratings over operating free-air temperature range (unless otherwise noted)

																								7 V
upply voltage -				٠		•	•	•	•	•	•	•	•	•		•	•	•						5 5 V
nput voltage		-					•		•	•	-	•	•	•	•	•		•	•	•	•			5.5 V
iff state output voltage							٠	٠		•	•	٠	•		٠	•	٠	•	•	•	٠		٠. · .	125°C
iff-state output voltage	nge:	SN	154	S'	Circ	uits	•	٠		٠	٠	٠	•	٠	•	-	•	٠	•	•	•	-55	0.10	70°C
torage temperature range .									٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	•	٠		-05	Cto	150°C
mended conditions for prop																								

	'54!		ALL OTHER			UNIT		
PARAMETER	MIN	NOM	MAX	MIN I			ĺ	
	Steady state	5.8	6	6.25	4.75	5	5.25	v
voltage, V _{CC} (See Note 1)	During programming	6.8	7	7.25	5.75	6	6.25	Ľ
	High level, VIH	2.4		5	2.4		5	V
s input voltage	Low level, VIL	0.0		0.5	0.0		0.5	Ľ
	to disable	9.75	10	10.25	9.75	10	10.25 ¹	
nput voltage, VS	to enable	0.0		0.5	0.0		0.5	
ation of all outputs except the one to be program	nmed	0.0		0.5	0.0		0.5	_ v_
applied to output to be programmed, VO(pr) (5		16.75	17	17.25		17	17.251	V
mming ramp (10% to 90% times	Rise time, t _r	10‡		50	1D‡		50	L us
-	Fall time, tr	1D			10			-
C, VS, and VO(pr)		98	100	10.	98	100	103	μs
on of VO(pr) programming pulse (See Figure 3)			25	35	1	25	35	%
mming duty cycle				55	0		55	°C
r temperature								

Absolute maximum ratings

This minimum rise time applies only for the VO(pr) ramp.

NOTES: 1. Voltage values are with respect to network ground terminal.

2. All bit locations contain a high logic level and programming a bit changes the output of the bit to low logic level

3. Programming is guaranteed if the pulse applied is 98 µs in duration.

y-step programming procedure

Apply steady-state supply voltage and address the word to be programmed.

Enable the PROM and verify that the bit location needs to be programmed. If not, proceed to the next bit.

If the bit requires programming, increase VCC by 1 volt (minimum current capability should be 200 mA) and disable the outputs by applying 10 volts to chip-select inputs. Minimum chip-select input current capabilities

Only one bit location is programmed at a time. Connect each output not being programmed to a 0 to 0.5 volt source. Apply the VO(pr) voltage pulse specified in the table to the output to be programmed. Minimum current capability of the programming output supply (during programming) should be 200 mA. See programming sequence of Figure 1.

After the X pulse is completed, disconnect the output that was programmed. Then, remove the 0 to 0.5 volt source from the remaining outputs.


TEXAS INSTRUMENTS



SERIES 54S/74S PROGRAMMABLE READ-ONLY MEMORIES

- The chip-select inputs may be taken to a low logic level (to permit program verification).
- One microsecond after the chip select input(s) reach low logic level V_{CC} should be decreased 1 V at which verification can be accomplished by measuring VOL at the programmed output.
- At a Y pulse duty cycle of 35% or less, repeat steps 1 through 7 for each output where it is desired to program a bit.

NOTE: Only one programming attempt per bit is recommended.



recommended operating conditions

PARAMETER			'\$460	60 '\$451			'8478, '82708 '8479, 'S3708					'S476			'S477			l		
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage,	SN545	5.8	6	6.5	5.8	6	6.5	4.5	5	5,5	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	
Vcc	SN745	5.8	6	6.25	5.8	6	6.25	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	l v
High-level output	SN54S			-2						-2						~2	1			
current, IOH	SN745			-3.2						-3.2						-3.2				m^
Low-level output				12			12			12			12				Ī			Ι.
current, IOL				12			12			12			12	Ì		16]		16	mA.
Operating free-air	SN54S	-55		125	-55		125	-55		125	-55		125	-55		125	~55		125	
temperature, TA	SN74S	0		70	0		70	0		70	0		70	a		70	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		PARAMETER TEST CONDITIONS ¹				'S451, 'S 'S479, 'S	UNIT		
				MIN T	YP! MAX	MIN TYP! MAX			
VIH.	High-level input voltage			2		2		V	
VIL	Low-level input voltage				0.8	1	0.8	V	
VIK	Input clamp voltage	VCC = MIN,	I ₁ = 18 mA		-12	1	- 1.2	V	
voн	High-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V. IOH = MAX	2.4	3 4			v	
VOL	Low-level output voltage	V _{CC} + MIN. V _{1L} + 0.8 V.	V _{IH} = 2 V, I _{OL} = MAX		0.5		0.5	٧	
OZH.	Off-state output current,	VCC - MAX.	Vo = 2.4 V		50	1	50	1	
'он	high-level voltage applied	VIH = 2 V.	V _O * 5.5 V				100	Αμ	
IOZL	Off-state output current, low-level voltage applied	V _{CC} * MAX. V _O * 05 V	VIH = 2 V.		- 50			μA	
ار. ا	Input current at maximum input voltage	VCC = MAX.	V ₁ = 5.5 V		1		1	mA	
чн	High-level input current	VCC - MAX.	V1 - 2.7 V		25		25	μA	
III.	Law-level input current	VCC - MAX.	V; = 0.5 V	1	-250		- 250	μÁ	
	Short-circuit output current 6		SN545"	-20	100			mA	
os	anort-circui pulput current g	VCC - MAX	SN745'	- 15	- 15 100				
1	Supply current	V	4096-BIT PROM		95 140	95	140		
ICC	supply current	V _{CC} - MAX	8192-BIT PROM		120	120		1 mA	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

3All typical values are at $V_{CC} = 5$ V, $T_A = 25^{\circ}$ C. Shot more than one output should be shorted at a time and duration of the short circuit should not exceed one second

DESIGN GOAL

This document provides tentative information on a product in the developmental stage, Texas Instruments reserves the right to change or discontinue this product without notice.

TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 3012 . DALLAS. TEXAS 75222

TTL MEMORIES

SERIES 54/74, 54S/74S READ-ONLY MEMORIES

BULLETIN NO. DL S 7512259, MAY 1975

- Mask-Programmed Memories That Can Replace PROMs
- Full On-Chip Decoding and Fast Chip Select(s) Simplify System Decoding
- All Schottky-Clamped ROMs Offer
 - -Choice of 3-State or Open-Collector Outputs
 - P-N-P Inputs for Reduced Loading on System Buffers/Drivers
- Applications Include:
 - -Microprogramming Firmware/Firmware Loaders
 - -Code Converters/Character Generators
 - -Translators/Emulators
 - -Address Mapping/Look-Up Tables

VDE MILMRES	(PACKAGES)	TYPE OF	BIT SIZE	TYPICAL ACCESS TIMES				
55°C to 125°C		OUTPUT(S)	ORGANIZATION					
	SN7488A(J, N)	Open-Collector	256 Bits (32 W x 8 B)	22 ns	26 ns			
154187(J, W)	SN74187(J, N)	Open-Collector	1024 Bits (256 W x 4 B)	20 ns	40 ns			
154S270(J) X	SN74S270(J, N)	Open-Collector	2048 Bits	15 ns	45 ns			
154S370(J)	SN74S370(J, N)	3-State	(512 W × 4 B)	1518	451.5			
J54S271(J)	SN74S271(J, N)	Open-Collector	2048 Bits	15 ns	45 ns			
(545371(J) SN745371(J, N)		3-State	(256 W × 8 B)	15118	43 !!!			

scription

These monolithic TTL custom-programmed read-only memories (ROMs) are particularly attractive for applications requiring medium to large quantities of the same bit pattern. Plug-in replacements can be obtained for most of the popular TTL PROMs.


The high-complexity 2048-bit <u>ROMs</u> can be used to significantly improve system bit density for fixed memory as all are offered in compact 16- or 20-pin dual-in-line packages having pin-row spacings of 0.300-inch.

The Schottky-clamped versions offer considerable flexibility for upgrading existing designs or improving new designs as they feature improved performance; plus, they offer low-current MOS-compatible p-n-p inputs, choice of bus-driving three-state or open-collector outputs, and improved chip-select access times.

Data from a sequenced deck of data cards punched according to the specified format are permanently programmed by the factory into the monolithic structure for all bit locations. Upon receipt of the order, Texas Instruments, will assign a special identifying number for each pattern programmed according to the order. The completed devices will be marked with the appropriate TI special device number. It is important that the customer specify not only the output levels desired at all bit locations, but also the other information requested under ordering instructions.

The three-state outputs offer the convenience of an open-collector output with the speed of a totem-pole output: they can be bus-connected to other similar outputs yet they retain the fast rise time characteristic of the TTL totem-pole output. The open-collector outputs offer the capability of direct interface with a data line having a passive pull-up.


Word-addressing is accomplished in straight positive-logic binary and the memory may be read when all \bar{S} inputs are low. A high at any \bar{S} input causes the outputs to be off.




1024 BITS (256 WORDS BY 4 BITS)
'187

			_	п	
AD G	10	Ш		⊃16	٧cc
AD F	20	۱ ۲	ر	15	AD H
AD E	3			D14	5 2
AD D	4			13	Š 1
AD A	5	1		12	DO 1
AD B	6	l		D11	DO 2
AD C	7			D 10	DO 3
GND	8			9	DO 4
	,		_	ы	

2048 BITS (512 WORDS BY 4 BITS) 'S270, 'S370



2048 BITS (256 WORDS BY 8 BITS) 'S271, 'S371



Pin assignments for all of these memories are the same for all packages.

TEXAS INSTRUMENTS

POST OFFICE BOX 3012 - DALLAS TEXAS 73222

Integrated Schottky-Berrier diodeclamped transistor is patented by Texas Instruments. U. S. Patent Number 3,463,975.

