

# SN54164, SN54LS164, SN74164, SN74LS164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

MARCH 1974 — REVISED MARCH 1988

- Gated Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Asynchronous Clear

SN54164, SN54LS164 . . . J OR W PACKAGE  
SN74164 . . . N PACKAGE  
SN74LS164 . . . D OR N PACKAGE


(TOP VIEW)

TYPE	TYPICAL	TYPICAL
	MAXIMUM	
	CLOCK FREQUENCY	POWER DISSIPATION
'164	36 MHz	21 mW per bit
'LS164	36 MHz	10 mW per bit


## description

These 8-bit shift registers feature gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup-time requirements will be entered. Clocking occurs on the low-to-high-level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.

The SN54164 and SN54LS164 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74164 and SN74LS164 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .



SN54LS164 . . . FK PACKAGE  
(TOP VIEW)



2


TTL Devices

## FUNCTION TABLE

INPUTS			OUTPUTS			
CLEAR	CLOCK	A	B	QA	QB	... QH
L	X	X	X	L	L	L
H	L	X	X	QA0	QB0	QH0
H	↑	H	H	H	QA <sub>n</sub>	QG <sub>n</sub>
H	↑	L	X	L	QA <sub>n</sub>	QG <sub>n</sub>
H	↑	X	L	L	QA <sub>n</sub>	QG <sub>n</sub>

H = high level (steady state), L = low level (steady state)  
 X = irrelevant (any input, including transitions)  
 ↑ = transition from low to high level.  
 QA<sub>0</sub>, QB<sub>0</sub>, QH<sub>0</sub> = the level of QA, QB, or QH, respectively, before the indicated steady-state input conditions were established.  
 QA<sub>n</sub>, QG<sub>n</sub> = the level of QA or QG before the most-recent ↑ transition of the clock; indicates a one-bit shift.

## schematics of inputs and outputs




**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

## SN54164, SN54LS164, SN74164, SN74LS164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS


typical clear, shift, and clear sequences



2

TTL Devices


logic symbol†



†This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for D, J, N, and W packages.

**SN54164, SN54LS164, SN74164, SN74LS164  
8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS**

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

2

TTL Devices

---

**SN54164, SN74164**  
**8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS**

---

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTE 1: Voltage values are with respect to network ground terminal.

#### **recommended operating conditions**

	SN54164			SN74164			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu A$
Low-level output current, $I_{OL}$			8			8	mA
Clock frequency, $f_{clock}$	0	25		0	25		MHz
Width of clock or clear input pulse, $t_W$	20			20			ns
Data setup time, $t_{SU}$ (see Figure 1)	15			15			ns
Data setup time, $t_{SU}$ (Clear Inactive) (see Figure 1)	20			20			ns
Data hold time, $t_H$ (see Figure 1)	5			5			ns
Operating free-air temperature, $T_A$	-55	125		0	70		$^{\circ}C$

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS†	SN54164			SN74164			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IH</sub> High-level input voltage			2		2			V
V <sub>IL</sub> Low-level input voltage				0.8			0.8	V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA			-1.5			-1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -400 µA	2.4	3.2		2.4	3.2		V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 8 mA		0.2	0.4		0.2	0.4	V
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V,			1			1	mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			40			40	µA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-1.6			-1.6	mA
I <sub>OS</sub> Short-circuit output current§	V <sub>CC</sub> = MAX	-10	-27.5		-9	-27.5		mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, V <sub>I</sub> (clock) = 0.4 V		30		30			mA
	See Note 2 V <sub>I</sub> (clock) = 2.4 V		37	54		37	54	

<sup>t</sup> For conditions shown at MIN or MAX, use the appropriate value specified under recommended operating conditions.

† All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

§ Not more than two outputs should be shorted at a time.

**NOTE 2:** I<sub>CC</sub> is measured with outputs open, serial inputs grounded, and a momentary ground, then 4.5 V, applied to clear.

NOTE 2: T<sub>EC</sub> is measured with sample 100% dry.

**switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $I_A = 25 \text{ C}$**

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
f <sub>max</sub>	Maximum clock frequency	R <sub>L</sub> = 800 Ω, See Figure 1	C <sub>L</sub> = 15 pF	25	36			MHz
t <sub>PHL</sub>	Propagation delay time, high-to-low-level Q outputs from clear input		C <sub>L</sub> = 15 pF	24	36			ns
	Propagation delay time, low-to-high-level Q outputs from clock input		C <sub>L</sub> = 50 pF	28	42			
t <sub>PLH</sub>	Propagation delay time, high-to-low-level Q outputs from the clock input		C <sub>L</sub> = 15 pF	8	17	27		ns
			C <sub>L</sub> = 50 pF	10	20	30		
t <sub>PLH</sub>			C <sub>L</sub> = 15 pF	10	21	32		ns
			C <sub>L</sub> = 50 pF	10	25	37		

SN54LS164, SN74LS164

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTE 1: Voltage values are with respect to network ground terminal.

#### **recommended operating conditions**

		SN54LS164			SN74LS164			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage		2			2		V
V <sub>IL</sub>	Low-level input voltage			0.7			0.8	V
I <sub>OH</sub>	High-level output current			-0.4			-0.4	mA
I <sub>OL</sub>	Low-level output current			4			8	mA
f <sub>clock</sub>	Clock frequency	0	25	0	0	25	MHz	
t <sub>w</sub>	Width of clock or clear input pulse	20			20			ns
t <sub>su</sub>	Data setup time (See Figure 1)	15			15			ns
t <sub>su</sub>	Clear inactive setup time (See Figure 1)	20			20			ns
t <sub>h</sub>	Data hold time (See Figure 1)	5			5			ns
T <sub>A</sub>	Operating free-air temperature	-55	125		0	70		°C

2

TTL Devices

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS164			SN74LS164			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.5			-1.5	V
V <sub>OH</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX, I <sub>OH</sub> = -0.4 mA	2.5	3.5		2.7	3.5		V
V <sub>OL</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX	I <sub>OL</sub> = 4 mA	0.25	0.4	0.25	0.4		V
		I <sub>OL</sub> = 8 mA			0.35	0.5		
I <sub>I</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V			0.1			0.1	mA
I <sub>IH</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V		20		20			µA
I <sub>IL</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-0.4			-0.4	mA
I <sub>OS</sub>	V <sub>CC</sub> = MAX	-20	-100		-20	-100		mA
I <sub>CC</sub>	V <sub>CC</sub> = MAX, See Note 3		16	27		16	27	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>†</sup>All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

**§** Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


**NOTE 3:**  $I_{CC}$  is measured with outputs open, serial inputs grounded, the clock input at 2.4 V, and a momentary ground, then 4.5 V applied to clear.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$	Maximum clock frequency	$R_L = 2 \text{ k}\Omega, C_L = 15 \text{ pF},$ See Figure 1	25	36		MHz
$t_{PHL}$	Propagation delay time, high-to-low-level Q outputs from clear input		24	36		ns
$t_{PLH}$	Propagation delay time, low-to-high-level Q outputs from clock input		17	27		ns
$t_{PHL}$	Propagation delay time, high-to-low-level Q outputs from clock input		21	32		ns


# SN54164, SN54LS164, SN74164, SN74LS164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

## PARAMETER MEASUREMENT INFORMATION



2

TTL Devices



## VOLTAGE WAVEFORMS

- NOTES: A. The pulse generators have the following characteristics: duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50 \Omega$ ; for '164,  $t_r \leq 10 \text{ ns}$ ,  $t_f \leq 10 \text{ ns}$ ; and for 'LS164,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N3064 or equivalent.  
 D.  $Q_A$  output is illustrated. Relationship of serial input A and B data to other Q outputs is illustrated in the typical shift sequence.  
 E. Outputs are set to the high level prior to the measurement of  $t_{PHL}$  from the clear input.  
 F. For '164,  $V_{ref} = 1.5 \text{ V}$ ; for 'LS164,  $V_{ref} = 1.3 \text{ V}$ .

FIGURE 1—SWITCHING TIMES

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) |  
[APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

## SN74LS164, Serial-in shift registers

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54LS164	SN74LS164
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.75 to 5.25
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-0.4/8
Output	2S	2S
Clear	Async	Async

### FEATURES

[Back to Top](#)

- Gated Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Asynchronous Clear

### DESCRIPTION

[Back to Top](#)

These 8-bit shift registers feature gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup-time requirements will be entered. Clocking occurs on the low-to-high-level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.

The SN54164 and SN54LS164 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74164 and SN74LS164 are characterized for operation from 0°C to 70°C.

### TECHNICAL DOCUMENTS

[Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

### DATASHEET

[Back to Top](#)

Full datasheet in Acrobat PDF: [sn74ls164.pdf](#) (212 KB) (Updated: 03/01/1988)

### APPLICATION NOTES

[Back to Top](#)

View Application Notes for [Digital Logic](#)

- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
  - [Designing with the SN54/74LS123 \(Rev. A\)](#) (SDLAA006A - Updated: 03/01/1997)
  - [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
  - [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
  - [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)

## **RELATED DOCUMENTS**

 [Back to Top](#)

---

[View Related Documentation for Digital Logic](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
  - [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
  - [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

## **PRICING/AVAILABILITY/PKG**

## DEVICE INFORMATION

<u>ORDERABLE DEVICE</u>	<u>STATUS</u>	<u>PACKAGE TYPE PINS</u>	<u>TEMP (°C)</u>	<u>PRODUCT CONTENT</u>	<u>BUDGETARY PRICING QTY   SUS</u>	<u>STD PACK QTY</u>
SN74LS164D	ACTIVE	SOP (D)   14	0 TO 70	<a href="#">View Contents</a>	1KU   0.35	50
SN74LS164DR	ACTIVE	SOP (D)   14	0 TO 70	<a href="#">View Contents</a>	1KU   0.38	2500
SN74LS164J	OBsolete	CDIP (J)   14	0 TO 70	<a href="#">View Contents</a>	1KU	
SN74LS164N	ACTIVE	PDIP (N)   14	0 TO 70	<a href="#">View Contents</a>	1KU   0.29	25

 [Back to Top](#)

**TI INVENTORY STATUS  
AS OF 3:00 PM GMT, 26 Sep 2002**

<u>IN STOCK</u>	<u>IN PROGRESS</u> QTY DATE	<u>LEAD TIME</u>
<u>N/A*</u>	1140   03 Oct	4 Weeks
	>10k   07 Oct	
	>10k   14 Oct	
	>10k   21 Oct	
	>10k   11 Nov	
2500	5000   19 Sep	4 Weeks
	3682   03 Oct	
	>10k   04 Oct	
	>10k   11 Oct	
	>10k   18 Oct	
<u>N/A*</u>		Not Available
<u>N/A*</u>	3633   25 Sep	4 Weeks
	4400   03 Oct	
	>10k   04 Oct	
	>10k   11 Oct	

**REPORTED DISTRIBUTOR INVENTORY  
AS OF 3:00 PM GMT, 26 Sep 2002**

DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
Avnet   AMERICA	>1k	<b>BUY NOW</b>
DigiKey   AMERICA	394	<b>BUY NOW</b>

SN74LS164N3	OBsolete	PDIP (N)   14	0 TO 70	<a href="#">View Contents</a>	1KU		2060   14 Oct		
SN74LS164NSR	ACTIVE	SOP (NS)   14		<a href="#">View Contents</a>	1KU   0.29	2000	N/A*	Not Available	
							N/A*	>10k   04 Oct	4 WKS
								>10k   11 Oct	
								152   18 Oct	
								>10k   08 Nov	
								1000   11 Nov	

Table Data Updated on: 9/26/2002

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)



© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.  
[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)