


SN54F323, SN74F323
8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS
WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS

D2932, MARCH 1987—REVISED JANUARY 1988


- Four Modes of Operation: Hold (Store), Shift Right, Shift Left, and Load Data
- Operates with Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can be Cascaded for N-Bit Word Lengths
- Synchronous Clear
- Applications:
 Stacked or Push-Down Registers, Buffer Storage, and Accumulator Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54F323 ... J PACKAGE
 SN74F323 ... DW OR N PACKAGE
 (TOP VIEW)



T-46-09-05

SN54F323 ... FK PACKAGE
 (TOP VIEW)



2

Data Sheets

description

These eight-bit universal registers feature multiplexed I/O ports to achieve full eight-bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both function-select lines S0 and S1 high.

This places the three-state outputs in a high-impedance state and permits data that is applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs synchronously when CLR is low. Taking either of the output controls G1 or G2 high disables the outputs but this has no effect on clearing, shifting, or storage of data.

The SN54F323 is characterized for operation over the full military range of -55°C to 125°C. The SN74F323 is characterized for operation from 0°C to 70°C.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2-187

SN54F323, SN74F323

**8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS
WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS**

T-46-09-05

FUNCTION TABLE

MODE	INPUTS						I/O PORTS								OUTPUTS			
	CLR	S1	S0	OUTPUT CONTROL		CLK	SL	SR	A/OA	B/OB	C/OC	D/OD	E/OE	F/OF	G/OG	H/OH	QA'	QH'
				$\bar{G}1^\dagger$	$\bar{G}2^\dagger$													
Clear	L	X	L	L	L	↑	X	X	L	L	L	L	L	L	L	L	L	L
	L	L	X	L	L	↑	X	X	L	L	L	L	L	L	L	L	L	L
	L	H	H	X	X	↑	X	X	X	X	X	X	X	X	X	X	X	X
Hold	H	L	L	L	L	X	X	X	QA0	QB0	QC0	QD0	QE0	QF0	QG0	QH0	QA0	QH0
	H	X	X	L	L	L	X	X	QA0	QB0	QC0	QD0	QE0	QF0	QG0	QH0	QA0	QH0
Shift Right	H	L	H	L	L	↑	X	H	H	QA _n	QB _n	QC _n	QD _n	QE _n	QF _n	QG _n	H	QH _n
	H	L	H	L	L	↑	X	L	L	QA _n	QB _n	QC _n	QD _n	QE _n	QF _n	QG _n	L	QH _n
Shift Left	H	H	L	L	L	↑	H	X	QB _n	QC _n	QD _n	QE _n	QF _n	QG _n	QH _n	H	QB _n	H
	H	H	L	L	L	↑	L	X	QB _n	QC _n	QD _n	QE _n	QF _n	QG _n	QH _n	L	QB _n	L
Load	H	H	H	X	X	↑	X	X	a	b	c	d	e	f	g	h	a	h


a . . . h = the level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.

† When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

2

Data Sheets

logic symbol[‡]



[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54F323, SN74F323
8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS
WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS

T-46-09-05

recommended operating conditions

		SN54F323			SN74F323			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current	Q _A ' or Q _H '		-1			-1	mA
		Q _A thru Q _H		-3			-3	
I _{OL}	Low-level output current	Q _A ' or Q _H '		20			20	mA
		Q _A thru Q _H		20			24	
T _A	Operating free-air temperature	-55	125		0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F323			SN74F323			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH}	V _{CC} = 4.5 V	Q _A ' or Q _H '		2.5	3.4	2.7	3.4	V
		Q _A thru Q _H		2.5	3.4	2.5	3.4	
		Any output		2.4	3.3	2.4	3.3	
V _{OL}	V _{CC} = 4.75 V	Q _A ' or Q _H '		I _{OH} = -1 mA to -3 mA			2.7	V
		Q _A thru Q _H		I _{OL} = 20 mA			0.3	
				I _{OL} = 20 mA			0.3	
I _I	V _{CC} = 5.5 V	A thru H		V _I = 6.5 V			1	mA
		Any other		V _I = 7 V			0.1	
							70	
I _{IH} ‡	V _{CC} = 5.5 V, V _I = 2.7 V	A thru H					70	
		Any other					20	
							-0.65	
I _{IL} ‡	V _{CC} = 5.5 V, V _I = 0.5 V	A thru H					-0.65	mA
		S0 or S1					-1.2	
		Any other					-0.6	
I _{OS} §	V _{CC} = 5.5 V, V _O = 0	-60	-150	-60	-150			mA
I _{CC}	V _{CC} = MAX, See Note 1		68	95		68	95	mA

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ For I/O ports (Q_A thru Q_H), the parameters I_{IH} and I_{IL} include the off-state output current.

§ No more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 1: I_{CC} is measured with $\bar{C}1$, $\bar{C}2$, and CLK at 4.5 V.

2

Data Sheets

SN54F323, SN74F323
8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS
WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS

timing requirements over recommended operating free-air temperature range (see Note 2)

PARAMETER			V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX†				UNIT
			F323		SN54F323		SN74F323		
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		0	70			0	70	MHz
t _{su}	Setup time before CLK†	S0 or S1 high or low	8.5				8.5		ns
t _h	Hold time after CLK†	S0 or S1 high or low	0				0		ns
t _{su}	Setup time before CLK†	A/Q _A thru H/Q _H , SR, or SL high or low	6				5		ns
t _h	Hold time after CLK†	A/Q _A thru H/Q _H , SR, or SL high or low	2				2		ns
t _{su}	Setup time before CLK†	CLR high or low	10				10		ns
t _h	Hold time after CLK†	CLR high or low	0				0		ns
t _w	Pulse duration	CLK high or low	7				7		ns

2

Data Sheets

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX†				UNIT
			F323			SN54F323		SN74F323		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			70	100			70		MHz	
t _{PLH}	CLK	Q _A or Q _H	3.2	6.6	9			3.2	10	ns
t _{PHL}			2.7	6.1	8.5			2.7	9.5	
t _{PLH}	CLK	Q _A thru Q _H	3.2	6.6	9			3.2	10	ns
t _{PHL}			4.2	8.1	11			4.2	12	
t _{PZH}	G ₁ or G ₂	Q _A thru Q _H	2.7	5.6	8			2.7	9	ns
t _{PZL}			3.2	6.6	10			3.2	11	
t _{PHZ}	G ₁ or G ₂	Q _A thru Q _H	1.7	4.1	6			1.7	7	ns
t _{PLZ}			1.2	3.6	5.5			1.2	6.5	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
 NOTE 2: Load circuits and waveforms are shown in Section 1.