

T-67-21-51

54ACT11258, 74ACT11258  
 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/  
 MULTIPLEXERS WITH 3-STATE OUTPUTS

T10116—D3278, JANUARY 1989—REVISED MARCH 1990


- Inputs are TTL-Voltage Compatible
- 3-State Outputs Interface Directly with System Bus
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin VCC and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Provides Bus Interface from Multiple Sources in High-Performance Systems
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


These devices are designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs will not load the data lines when the output enable pin ( $\bar{G}$ ) is at a high logic level.

The 54ACT11258 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11258 is characterized for operation from -40°C to 85°C.

54ACT11258 ... J PACKAGE  
 74ACT11258 ... DW OR N PACKAGE  
 (TOP VIEW)



54ACT11258 ... FK PACKAGE  
 (TOP VIEW)



FUNCTION TABLE

OUTPUT ENABLE $\bar{G}$	INPUTS			OUTPUT Y
	SELECT $\bar{A}/\bar{B}$	DATA		
		A	B	
H	X	X	X	Z
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1990, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54ACT11258, 74ACT11258  
 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/  
 MULTIPLEXERS WITH 3-STATE OUTPUTS

T10116—D3278, JANUARY 1989—REVISED MARCH 1990


T-67-21-51

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.

logic diagram (positive logic)



Pin numbers shown are for DW, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

	54ACT11258		74ACT11258		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$V_I$ Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_O$ Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$ High-level output current		-24		-24	mA
$I_{OL}$ Low-level output current		24		24	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	0	10	0	10	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-403

54ACT11258, 74ACT11258  
 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/  
 MULTIPLEXERS WITH 3-STATE OUTPUTS

T-67-21-51

D3278, JANUARY 1989—REVISED MARCH 1990—T10116

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11258		74ACT11258		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4	V	
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
	I <sub>OH</sub> = -50 mA†	5.5 V				3.85				
I <sub>OH</sub> = -75 mA†	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	0.1	V	
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 24 mA	4.5 V			0.38		0.5	0.44		
		5.5 V			0.38		0.5	0.44		
	I <sub>OL</sub> = 50 mA†	5.5 V					1.65			
I <sub>OL</sub> = 75 mA†	5.5 V						1.65			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±10	±5	μA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8		160	80	μA	
ΔI <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			0.9		1	1	mA	
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			3.5				pF	
C <sub>O</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V			8				pF	

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to V<sub>CC</sub>.

switching characteristics, V<sub>CC</sub> = 5 V ± 0.5 V (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54ACT11258		74ACT11258		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	Any Y	1.5	5.4	7.7	1.5	8.9	1.5	8.5	ns
t <sub>PHL</sub>			1.5	5.7	7.7	1.5	9.4	1.5	8.7	
t <sub>PLH</sub>	A/B	Any Y	1.5	5.7	8	1.5	9.3	1.5	8.8	ns
t <sub>PHL</sub>			1.5	6.7	9.4	1.5	11.1	1.5	10.4	
t <sub>PZH</sub>	A	Any Y	1.5	5.7	8.1	1.5	9.2	1.5	8.8	ns
t <sub>PZL</sub>			1.5	6.4	8.8	1.5	10.4	1.5	9.8	
t <sub>PHZ</sub>	A	Any Y	1.5	6.1	7.5	1.5	9.8	1.5	7.7	ns
t <sub>PLZ</sub>			1.5	6.3	8.3	1.5	9.5	1.5	9	

operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
	Outputs disabled	15	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




54ACT11258, 74ACT11258  
 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/  
 MULTIPLEXERS WITH 3-STATE OUTPUTS

TI0116—D3278, JANUARY 1989—REVISED MARCH 1990


PARAMETER MEASUREMENT INFORMATION

T-67-21-51




TEST	S1
$t_{PLH}/t_{PHL}$	OPEN
$t_{PLZ}/t_{PZL}$	2 x $V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

LOAD CIRCUIT



PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

