


CDCVF2310

2.5-V TO 3.3-V HIGH PERFORMANCE CLOCK BUFFER

SCAS666 – JUNE 2001

- **High Performance 1:10 Clock Driver for General Purpose Applications.** Operates up to 200 MHz at V_{DD} 3.3 V
- **Pin-to-Pin Skew < 100 ps** at V_{DD} 3.3 V
- **V_{DD} Range: 2.3 V to 3.6 V**
- **Operating Temperature Range -40°C to 85°C**
- **Output Enable Glitch Suppression**
- **Distributes One Clock Input to Two Banks of Five Outputs**
- **25- Ω On-Chip Series Damping Resistors**
- **Packaged in 24-Pin TSSOP**



description

The CDCVF2310 is a high-performance, low-skew clock buffer that operates up to 200 MHz. Two banks of five outputs each provide low-skew copies of CLK. Through the use of the control pins 1G and 2G, the outputs of bank 1Y(0:4) and 2Y(0:4) can be placed in a low state regardless of the CLK input. The device operates in a 2.5-V and 3.3-V environment. The built-in output enable glitch suppression ensures a synchronized output enable sequence to distribute full period clock signals.

The CDCVF2310 is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 2001, Texas Instruments Incorporated

CDCVF2310

2.5-V TO 3.3-V HIGH PERFORMANCE CLOCK BUFFER

SCAS666 – JUNE 2001

functional block diagram



CDCVF2310

2.5-V TO 3.3-V HIGH PERFORMANCE CLOCK BUFFER

SCAS666 – JUNE 2001

The 1G and 2G output enables are active high. For example, if the 1G pin is logic high, the 1Y(0:4) outputs will follow the input CLK. If 1G is logic low, the 1Y(0:4) outputs will drive low, independent of the state of the input clock.

FUNCTION TABLE

INPUT			OUTPUT	
1G	2G	CLK	1Y(0:4)	2Y(0:4)
L	L	X	L	L
H	L	H	H	L
L	H	H	L	H
H	H	H	H	H

Terminal Functions

TERMINAL NAME NO.		I/O	DESCRIPTION
1G	11	I	Output enable control for 1Y(0:4) outputs. This output enable is active high meaning the 1Y(0:4) clock outputs will follow the input clock (CLK) if this pin is logic high. If this pin is logic low, the 1Y(0:4) outputs will drive low independent of the state of CLK.
2G	13	I	Output enable control for 2Y(0:4) outputs. This output enable is active high meaning the 2Y(0:4) clock outputs will follow the input clock (CLK) if this pin is logic high. If this pin is logic low, the 2Y(0:4) outputs will drive low independent of the state of CLK.
1Y[0:4]	3, 4, 5, 8, 9	O	Buffered output clocks
2Y(0:4)	21, 20, 17, 16, 12	O	Buffered output clocks
CLK	24	I	Input reference frequency
GND	1, 6, 7, 18, 19		Ground
VDD	2, 10, 14, 15, 22, 23	Power	DC power supply, 2.3 V – 3.6 V



CDCVF2310


2.5-V TO 3.3-V HIGH PERFORMANCE CLOCK BUFFER

SCAS666 – JUNE 2001

detailed description

output enable glitch suppression circuit

The purpose of the glitch suppression circuitry is to ensure the output enable sequence is synchronized with the clock input such that the output buffer will be enabled on the next full period of the input clock (negative edge triggered by the input clock). The G input must be stable one setup time prior to the high-to-low transition of the CLK for predictable operation.



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V_{DD}	–0.5 V to 4.6 V
Input voltage range, V_I (see Notes 1 and 2)	–0.5 V to $V_{DD} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{DD} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{DD}$)	±50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{DD}$)	±50 mA
Continuous total output current, I_O ($V_O = 0$ to V_{DD})	±50 mA
Package thermal impedance, θ_{JA} (see Note 3): PW package	258.5°C/W
Storage temperature range T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V_{DD}		2.3	2.5		V
			3.3	3.6	
Low-level input voltage, V_{IL}	$V_{DD} = 3$ V to 3.6 V			0.8	V
	$V_{DD} = 2.3$ V to 2.7 V			0.7	
High-level input voltage, V_{IH}	$V_{DD} = 3$ V to 3.6 V	2			V
	$V_{DD} = 2.3$ V to 2.7 V	1.7			
Input voltage, V_I		0		V_{DD}	V
High-level output current, I_{OH}	$V_{DD} = 3$ V to 3.6 V			–12	mA
	$V_{DD} = 2.3$ V to 2.7 V			–6	
Low-level output current, I_{OL}	$V_{DD} = 3$ V to 3.6 V			12	mA
	$V_{DD} = 2.3$ V to 2.7 V			6	
Operating free-air temperature, T_A		–40		85	°C

CDCVF2310

2.5-V TO 3.3-V HIGH PERFORMANCE CLOCK BUFFER

SCAS666 – JUNE 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IK} Input voltage	$V_{DD} = 3\text{ V}$, $I_I = -18\text{ mA}$			-1.2	V
I_I Input current	$V_I = 0\text{ V}$ or V_{DD}			± 5	μA
I_{DD}^\dagger Static device current	$\text{CLK} = 0\text{ V}$ or V_{DD} , $I_O = 0\text{ mA}$, $V_{DD} = 3.3\text{ V}$			25	μA
C_I Input capacitance	$V_{DD} = 2.3\text{ V}$ to 3.6 V , $V_I = 0\text{ V}$ or V_{DD}		2.5		pF
C_O Output capacitance	$V_{DD} = 2.3\text{ V}$ to 3.6 V , $V_I = 0\text{ V}$ or V_{DD}		2.8		pF

† For I_{DD} over frequency see Figure 5.

$V_{DD} = 3.3\text{ V} \pm 0.3\text{ V}$

PARAMETER		TEST CONDITIONS		MIN	TYP‡	MAX	UNIT
V _{OH}	High-level output voltage	V _{DD} = min to max, I _{OH} = −100 μA		V _{DD} − 0.2			V
		V _{DD} = 3 V	I _{OH} = −12 mA	2.1			
			I _{OH} = −6 mA	2.4			
V _{OL}	Low-level output voltage	V _{DD} = min to max, I _{OL} = −100 μA		0.2			V
		V _{DD} = 3 V	I _{OL} = 12 mA	0.8			
			I _{OL} = 6 mA	0.55			
I _{OH}	High-level output current	V _{DD} = 3 V, V _O = 1 V		−28			mA
		V _{DD} = 3.3 V, V _O = 1.65 V		−36			
		V _{DD} = 3.6 V, V _O = 3.135 V		−14			
I _{OL}	Low-level output current	V _{DD} = 3 V, V _O = 1.95 V		28			mA
		V _{DD} = 3.3 V, V _O = 1.65 V		36			
		V _{DD} = 3.6 V, V _O = 0.4 V		14			

‡ All typical values are at respective nominal V_{DD} .

$V_{DD} = 2.5\text{ V} \pm 0.2\text{ V}$

PARAMETER		TEST CONDITIONS		MIN	TYP‡	MAX	UNIT
VOH	High-level output voltage	VDD = min to max, IOH = −100 μA		VDD − 0.2			V
		VDD = 2.3 V IOH = −6 mA		1.8			
VOL	Low-level output voltage	VDD = min to max, IOL = 100 μA				0.2	V
		VDD = 2.3 V IOL = 6 mA				0.55	
IOH	High-level output current	VDD = 2.3 V, VO = 1 V		−17			mA
		VDD = 2.5 V, VO = 1.25 V		−25			mA
		VDD = 2.7 V, VO = 2.375 V		−10			
IOL	Low-level output current	VDD = 2.3 V, VO = 1.2 V		17			mA
		VDD = 2.5 V, VO = 1.25 V		25			
		VDD = 2.7 V, VO = 0.3 V		10			

‡ All typical values are at respective nominal V_{DD} .

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	NOM	MAX	UNIT
f_{clk} Clock frequency	$V_{DD} = 3\text{ V}$ to 3.6 V	0		200	MHz
	$V_{DD} = 2.3\text{ V}$ to 2.7 V	0		170	



CDCVF2310

2.5-V TO 3.3-V HIGH PERFORMANCE CLOCK BUFFER

SCAS666 – JUNE 2001

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

$V_{DD} = 3.3\text{ V} \pm 0.3\text{ V}$ (see Figure 1)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t _{PLH}	CLK to Y _n (see Figure 2)	f = 0 MHz to 200 MHz	1.3		2.8	ns
t _{PHL}						
t _{sk(o)}	Output skew (Y _n to Y _n) (see Note 4 and Figure 3)				100	ps
t _{sk(p)}	Pulse skew (see Figure 4)				250	ps
t _{sk(pp)}	Part-to-part skew				500	ps
t _r	Rise time (see Figure 2)	V _O = 0.4 V to 2 V	0.7		2	V/ns
t _f	Fall time (see Figure 2)	V _O = 2 V to 0.4 V	0.7		2	V/ns
t _{su}	G before CLK ↓	V _(threshold) = V _{DD} /2	0.1			ns
t _h	G after CLK ↓		0.4			

† All typical values are at respective nominal V_{DD}.

NOTE 4: The t_{sk(o)} specification is only valid for equal loading of all outputs.

$V_{DD} = 2.5\text{ V} \pm 0.2\text{ V}$ (see Figure 1)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t _{PLH}	CLK to Y _n (see Figure 2)	f = 0 MHz to 170 MHz	1.5		3.5	ns
t _{PHL}						
t _{sk(o)}	Output skew (Y _n to Y _n) (see Note 4 and Figure 3)				170	ps
t _{sk(p)}	Pulse skew (see Figure 4)				400	ps
t _{sk(pp)}	Part-to-part skew				600	ps
t _r	Rise time (see Figure 2)	V _O = 0.4 V to 1.7 V	0.5		1.4	V/ns
t _f	Fall time (see Figure 2)	V _O = 1.7 V to 0.4 V	0.5		1.4	V/ns
t _{su}	G before CLK ↓	V _(threshold) = V _{DD} /2	0.1			ns
t _h	G after CLK ↓		0.4			

† All typical values are at respective nominal V_{DD}.

NOTE 4: The t_{sk(o)} specification is only valid for equal loading of all outputs.




CDCVF2310

2.5-V TO 3.3-V HIGH PERFORMANCE CLOCK BUFFER

SCAS666 – JUNE 2001

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 200 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r < 1.2 \text{ ns}$, $t_f < 1.2 \text{ ns}$.

Figure 1. Test Load Circuit




Figure 2. Voltage Waveforms Propagation Delay Times





Figure 3. Output Skew



NOTE: $t_{sk(p)} = |t_{PLH} - t_{PHL}|$

Figure 4. Pulse Skew

PARAMETER MEASUREMENT INFORMATION




Figure 5

CDCVF2310
2.5-V TO 3.3-V HIGH PERFORMANCE CLOCK BUFFER


SCAS666 – JUNE 2001

MECHANICAL DATA

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



DIM \ PINS **	8	14	16	20	24	28
A MAX	3,10	5,10	5,10	6,60	7,90	9,80
A MIN	2,90	4,90	4,90	6,40	7,70	9,60

4040064/F 01/97

- NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265