

SN54AC00, SN74AC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCAS524C – AUGUST 1995 – REVISED SEPTEMBER 1996

- **EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), DIP (N) Packages, Ceramic Chip Carriers (FK), Flat (W), and DIP (J) Packages**

description


The 'AC00 contain four independent 2-input NAND gates. Each gate performs the Boolean function of $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

The SN54AC00 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74AC00 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H


logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, DB, J, N, PW, and W packages.

SN54AC00 . . . J OR W PACKAGE
SN74AC00 . . . D, DB, N, OR PW PACKAGE
(TOP VIEW)



SN54AC00 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

logic diagram (positive logic)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

SN54AC00, SN74AC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCAS524C – AUGUST 1995 – REVISED SEPTEMBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range, V_I (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±200 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2):	
D package	1.25 W
DB package	0.5 W
N package	1.1 W
PW package	0.5 W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

recommended operating conditions (see Note 3)

		SN54AC00		SN74AC00		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2	6	2	6	V
V_{IH}	High-level input voltage	$V_{CC} = 3$ V	2.1	2.1		V
		$V_{CC} = 4.5$ V	3.15	3.15		
		$V_{CC} = 5.5$ V	3.85	3.85		
V_{IL}	Low-level input voltage	$V_{CC} = 3$ V		0.9	0.9	V
		$V_{CC} = 4.5$ V		1.35	1.35	
		$V_{CC} = 5.5$ V		1.65	1.65	
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 3$ V		–12	–12	mA
		$V_{CC} = 4.5$ V		–24	–24	
		$V_{CC} = 5.5$ V		–24	–24	
I_{OL}	Low-level output current	$V_{CC} = 3$ V		12	12	mA
		$V_{CC} = 4.5$ V		24	24	
		$V_{CC} = 5.5$ V		24	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	8	0	8	ns/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SN54AC00, SN74AC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCAS524C – AUGUST 1995 – REVISED SEPTEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			SN54AC00		SN74AC00		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I _{OH} = -12 mA	3 V	2.56			2.4		2.46		
		4.5 V	3.86			3.7		3.76		
	I _{OH} = -24 mA	4.5 V	4.86			4.7		4.76		
		5.5 V								
I _{OH} = -50 mA†	5.5 V				3.85					
I _{OH} = -75 mA†	5.5 V						3.85			
V _{OL}	I _{OH} = 50 μA	3 V		0.002	0.1		0.1	0.1	V	
		4.5 V		0.001	0.1		0.1	0.1		
		5.5 V		0.001	0.1		0.1	0.1		
	I _{OL} = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
	I _{OL} = 24 mA	4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
I _{OL} = 50 mA†	5.5 V				1.65					
I _{OL} = 75 mA†	5.5 V						1.65			
I _I	V _I = V _{CC} or GND	5.5 V			±0.1		±1	±1	μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V			2		40	20	μA	
C _i	V _I = V _{CC} or GND	5 V		2.6					pF	

† Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			SN54AC00		SN74AC00		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	Y	2	7	9.5	1	11	2	10	ns
t _{PHL}			1.5	5.5	8	1	9	1	8.5	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			SN54AC00		SN74AC00		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	Y	1.5	6	8	1	8.5	1.5	8.5	ns
t _{PHL}			1.5	4.5	6.5	1	7	1	7	

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	C _L = 50 pF, f = 1 MHz	40	pF




SN54AC00, SN74AC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES


SCAS524C – AUGUST 1995 – REVISED SEPTEMBER 1996

PARAMETER MEASUREMENT INFORMATION

TEST	S1
t_{PLH}/t_{PHL}	Open



LOAD CIRCUIT



VOLTAGE WAVEFORMS

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.


THE WORLD LEADER IN DSP AND ANALOG

Advanced Search
 TI Home
 TI&ME
 Employment

Tech Support
 Comments
 Site Map
 TI Global

PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY](#) | [SAMPLES](#) | [APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

SN74AC00, Quadruple 2-Input Positive-NAND Gates

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	SN74AC00
Voltage Nodes (V)	5, 3.3
Vcc range (V)	2.0 to 6.0
Input Level	CMOS
Output Level	CMOS
Output Drive (mA)	-24/24
No. of Gates	4
Static Current	0.02
tpd(max) (ns)	8.5

FEATURES

[▲ Back to Top](#)

- EPIC™ (Enhanced-Performance Implanted CMOS) 1- μ m Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), DIP (N) Packages, Ceramic Chip Carriers (FK), Flat (W), and DIP (J) Packages

EPIC is a trademark of Texas Instruments Incorporated.

DESCRIPTION

[▲ Back to Top](#)

The $\bar{A}C00$ contain four independent 2-input NAND gates. Each gate performs the Boolean function of $Y = \overline{A \cdot B}$ or $Y = A \downarrow B$ in positive logic.

The SN54AC00 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74AC00 is characterized for operation from -40°C to 85°C .

TECHNICAL DOCUMENTS[▲ Back to Top](#)To view the following documents, [Acrobat Reader 3.x](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET[▲ Back to Top](#)Full datasheet in Acrobat PDF: [scas524c.pdf](#) (79 KB) (Updated: 09/01/1996)Full datasheet in Zipped PostScript: [scas524c.psz](#) (79 KB)**APPLICATION NOTES**[▲ Back to Top](#)View Application Reports for [Digital Logic](#)

- [CMOS Power Consumption And CPD Calculation](#) (SCAA035B - Updated: 06/01/1997)
- [Designing With Logic](#) (SDYA009C - Updated: 06/01/1997)
- [Implications of Slow or Floating CMOS Inputs](#) (SCBA004C - Updated: 02/01/1998)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)
- [Using High Speed CMOS And Advanced CMOS In Systems With Multiple Vcc](#) (SCLA008 - Updated: 04/01/1996)

RELATED DOCUMENTS[▲ Back to Top](#)

- [Documentation Rules \(SAP\) And Ordering Information](#) (SZZU001B, 4 KB - Updated: 05/06/1999)
- [Logic Selection Guide Second Half 2000](#) (SDYU001N, 5035 KB - Updated: 04/17/2000)
- [MicroStar Junior BGA Design Summary](#) (SCET004, 167 KB - Updated: 07/28/2000)
- [More Power In Less Space - Technical Article](#) (SCAU001A, 850 KB - Updated: 03/01/1996)

SAMPLES[▲ Back to Top](#)

<u>ORDERABLE DEVICE</u>	<u>PACKAGE</u>	<u>PINS</u>	<u>TEMP (°C)</u>	<u>STATUS</u>	<u>SAMPLES</u>
SN74AC00D	<u>D</u>	14	-40 TO 85	ACTIVE	Request Samples
SN74AC00PWLE	<u>PW</u>	14	-40 TO 85	OBSOLETE	

PRICING/AVAILABILITY[▲ Back to Top](#)

<u>ORDERABLE DEVICE</u>	<u>PACKAGE</u>	<u>PINS</u>	<u>TEMP (°C)</u>	<u>STATUS</u>	<u>BUDGETARY PRICE US\$/UNIT QTY=1000+</u>	<u>PACK QTY</u>	<u>PRICING/AVAILABILITY</u>
SN74AC00D	<u>D</u>	14	-40 TO 85	ACTIVE	0.25	50	Check stock or order
SN74AC00DBLE	<u>DB</u>	14	-40 TO 85	OBSOLETE			
SN74AC00DBR	<u>DB</u>	14	-40 TO 85	ACTIVE	0.25	2000	Check stock or order
SN74AC00DR	<u>D</u>	14	-40 TO 85	ACTIVE	0.28	2500	Check stock or order
SN74AC00N	<u>N</u>	14	-40 TO 85	ACTIVE	0.25	25	Check stock or order
			-40 TO				

SN74AC00PWLE	<u>PW</u>	14	85	OBSOLETE			
SN74AC00PWR	<u>PW</u>	14	-40 TO 85	ACTIVE	0.25	2000	<u>Check stock or order</u>

Table Data Updated on: 11/14/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. [Trademarks](#) | [Privacy Policy](#)
| [Important Notice](#)