
SCAS524C - AUGUST 1995 - REVISED SEPTEMBER 1996

- *EPIC*<sup>™</sup> (Enhanced-Performance Implanted CMOS) 1-μm Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), DIP (N) Packages, Ceramic Chip Carriers (FK), Flat (W), and DIP (J) Packages


#### description

The 'AC00 contain four independent 2-input NAND gates. Each gate performs the Boolean function of  $Y = \overline{A \cdot B}$  or  $Y = \overline{A + B}$  in positive logic.

The SN54AC00 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74AC00 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.




## logic symbol<sup>†</sup>




<sup>+</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, DB, J, N, PW, and W packages.



,	10		= • • )			
_		$\overline{\mathbf{t}}$		L		
1A [	1	$\overline{}$	14		V <sub>C</sub>	С
1B [	2		13		V <sub>C(</sub> 4B	
1Y [	3		12		4A	
2A [	4		11		4Y	
2B [	5		10		3B	
2B [ 2Y [	6		9		3A 3Y	
GND [	7		8		3Y	

SN54AC00 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCAS524C - AUGUST 1995 - REVISED SEPTEMBER 1996

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ Input voltage range, $V_I$ (see Note 1) Output voltage range, $V_O$ (see Note 1) Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) Continuous current through $V_{CC}$ or GND Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2):	$\begin{array}{ccc} -0.5 \mbox{ V to } V_{CC} + 0.5 \mbox{ V} \\ -0.5 \mbox{ V to } V_{CC} + 0.5 \mbox{ V} \\ \pm 20 \mbox{ mA} \\ \pm 20 \mbox{ mA} \\ \pm 200 \mbox{ mA} \\ \end{array}$
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

## recommended operating conditions (see Note 3)

			SN54/	4C00	SN74/	AC00	UNIT	
			MIN	MAX	MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2	6	2	6	V	
		$V_{CC} = 3 V$	2.1		2.1			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15		3.15		V	
		$V_{CC} = 5.5 V$	3.85		3.85			
		$V_{CC} = 3 V$		0.9		0.9		
VIL	Low-level input voltage	$V_{CC} = 4.5 V$		1.35		1.35	V	
		$V_{CC} = 5.5 V$		1.65		1.65		
VI	Input voltage		0	VCC	0	VCC	V	
VO	Output voltage		0	VCC	0	VCC	V	
		$V_{CC} = 3 V$		-12		-12		
IOH	High-level output current	$V_{CC} = 4.5 V$		-24		-24	mA	
		$V_{CC} = 5.5 V$		-24		-24		
		$V_{CC} = 3 V$		12		12		
IOL	Low-level output current	$V_{CC} = 4.5 V$		24		24	mA	
		V <sub>CC</sub> = 5.5 V		24		24		
$\Delta t/\Delta v$	Input transition rise or fall rate		0	8	0	8	ns/V	
Тд	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCAS524C - AUGUST 1995 - REVISED SEPTEMBER 1996

DADAMETED		N	Т	A = 25°C	;	SN54	AC00	SN74/	AC00	UNIT	
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
		3 V	2.9			2.9		2.9			
	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4			
		5.5 V	5.4			5.4		5.4			
Vou	$I_{OH} = -12 \text{ mA}$	3 V	2.56			2.4		2.46		V	
Voh	I <sub>OH</sub> = -24 mA	4.5 V	3.86			3.7		3.76		v	
	IOH = -24 IIIA	5.5 V	4.86			4.7		4.76			
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85					
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85			
		3 V		0.002	0.1		0.1		0.1		
	I <sub>OH</sub> = 50 μA	4.5 V		0.001	0.1		0.1		0.1		
		5.5 V		0.001	0.1		0.1		0.1		
Ve	I <sub>OL</sub> =12 mA	3 V			0.36		0.5		0.44	V	
VOL	lot = 24  mA	4.5 V			0.36		0.5		0.44		
	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5		0.44		
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65				
	I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V							1.65		
lj	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA	
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			2		40		20	μA	
Ci	$V_{I} = V_{CC} \text{ or } GND$	5 V		2.6						pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

ſ	PARAMETER	FROM	FROM TO		T <sub>A</sub> = 25°C		SN54AC00		SN74AC00		UNIT
	FARAINETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	<sup>t</sup> PLH	A or B	V	2	7	9.5	1	11	2	10	
	<sup>t</sup> PHL	AUB	T	1.5	5.5	8	1	9	1	8.5	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T <sub>A</sub> = 25°C			SN54AC00		SN74AC00		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	V	1.5	6	8	1	8.5	1.5	8.5	ns
<sup>t</sup> PHL	AUB	I	1.5	4.5	6.5	1	7	1	7	115

# operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	PARAMETER	TEST CON	TYP	UNIT	
Cpd	Power dissipation capacitance	C <sub>L</sub> = 50 pF,	f = 1 MHz	40	pF



SCAS524C - AUGUST 1995 - REVISED SEPTEMBER 1996



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

1 of 3

💀 Texas Instruments	THE WORLI	D LEADER I	N DSP AND	ANALOG
Products 💌	Developmen	t Tools 📃 🐨	Applicat	ions 💌
Search GO	■ Advanced Search ■ Tech Support	□ TI Home □ Comments	□ TI&ME □ Site Map	🖬 Employment 🖿 Tl Global

#### PRODUCT FOLDER | PRODUCT INFO: <u>FEATURES</u> | <u>DESCRIPTION</u> | <u>DATASHEETS</u> | <u>PRICING/AVAILABILITY</u> | <u>SAMPLES</u> | <u>APPLICATION NOTES</u> | <u>RELATED DOCUMENTS</u>

PRODUCT SUPPORT: TRAINING

# SN74AC00, Quadruple 2-Input Positive-NAND Gates

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN74AC00
Voltage Nodes (V)	5, 3.3
Vcc range (V)	2.0 to 6.0
Input Level	CMOS
Output Level	CMOS
Output Drive (mA)	-24/24
No. of Gates	4
Static Current	0.02
tpd(max) (ns)	8.5

## FEATURES

Back to Top

- EPIC<sup>TM</sup> (Enhanced -Performance Implanted CMOS)  $1 \mu$  m Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), DIP (N) Packages, Ceramic Chip Carriers (FK), Flat (W), and DIP (J) Packages

EPIC is a trademark of Texas Instruments Incorporated.

## DESCRIPTION

Back to Top

The `AC00 contain four independent 2-input NAND gates. Each gate performs the Boolean function of  $Y = \overline{A \cdot B}$  or  $Y = A \cdot + B \cdot$  in positive logic.

The SN54AC00 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AC00 is characterized for operation from -40°C to 85°C.

### 2 of 3

## TECHNICAL DOCUMENTS

# To view the following documents, <u>Acrobat Reader 3.x</u> is required. To download a document to your hard drive, right-click on the link and choose 'Save'.

## DATASHEET

Full datasheet in Acrobat PDF: <u>scas524c.pdf</u> (79 KB) (Updated: 09/01/1996) Full datasheet in Zipped PostScript: <u>scas524c.psz</u> (79 KB)

# APPLICATION NOTES

View Application Reports for Digital Logic

- CMOS Power Consumption And CPD Calculation (SCAA035B Updated: 06/01/1997)
- Designing With Logic (SDYA009C Updated: 06/01/1997)
- Implications of Slow or Floating CMOS Inputs (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- Using High Speed CMOS And Advanced CMOS In Systems With Multiple Vcc (SCLA008 -Updated: 04/01/1996)

# RELATED DOCUMENTS

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

SAMPLES				<u>_</u> B	<u>ack to Top</u>
ORDERABLE DEVICE	PACKAGE	<u>PINS</u>	<u>TEMP (°C)</u>	<u>STATUS</u>	<u>SAMPLES</u>
SN74AC00D	<u>D</u>	14	-40 TO 85	ACTIVE	Request Samples
SN74AC00PWLE	<u>PW</u>	14	-40 TO 85	OBSOLETE	

## PRICING/AVAILABILITY

ORDERABLE DEVICE	PACKAGE	<u>PINS</u>	<u>TEMP</u> (°C)	<u>STATUS</u>	<u>BUDGETARY</u> <u>PRICE</u> <u>US\$/UNIT</u> <u>QTY=1000+</u>	<u>PACK</u> <u>QTY</u>	PRICING/AVAILABILITY
SN74AC00D	<u>D</u>	14	-40 TO 85	ACTIVE	0.25	50	Check stock or order
SN74AC00DBLE	<u>DB</u>	14	-40 TO 85	OBSOLETE			
SN74AC00DBR	<u>DB</u>	14	-40 TO 85	ACTIVE	0.25	2000	Check stock or order
SN74AC00DR	<u>D</u>	14	-40 TO 85	ACTIVE	0.28	2500	Check stock or order
SN74AC00N	<u>N</u>	14	-40 TO 85	ACTIVE	0.25	25	Check stock or order
			-40 TO				

#### Back to Top

3 of 3

SN74AC00PWLE	<u>PW</u>	14	85	OBSOLETE			
SN74AC00PWR	<u>PW</u>	14	-40 TO 85	ACTIVE	0.25	2000	Check stock or order

# Table Data Updated on: 11/14/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy</u> | <u>Important Notice</u>