

Data sheet acquired from Harris Semiconductor

## **CMOS Ripple-Carry Binary Counter/Dividers**

High-Voltage Types (20-Volt Rating)

CD4020B - 14 Stage CD4024B - 7 Stage CD4040B - 12 Stage

■ CD4020B, CD4024B, and CD4040B are ripple-carry binary counters. All counter stages are master-slave flip-flops. The state of a counter advances one count on the negative transition of each input pulse; a high level on the RESET line resets the counter to its all zeros state. Schmitt trigger action on the input-pulse line permits unlimited rise and fall times. All inputs and outputs are buffered.

The CD4020B and CD4040B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16lead ceramic flat packages (K suffix), and in chip form (H suffix).

The CD4024B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

### Features:

- Medium-speed operation
- Fully static operation
- Buffered inputs and outputs
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- Fully static operation
- Common reset
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-tempera-

ture range):

1 V at V<sub>DD</sub> = 5 V

2 V at V<sub>DD</sub> = 10 V


2.5 V at VDD = 15 V

■ Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS Devices"

### Applications:

- Control counters
- Frequency dividers
- Timers
- Time-delay circuits

CD4020B, CD4024B, CD4040B Types



92CS - 25O5IR 4

CD4020B FUNCTIONAL DIAGRAM

RESET

CD4024B

**FUNCTIONAL DIAGRAM** 

OUTPUTS

09

-012


Q13


15 QII

910

### MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD) Voltages referenced to VSS Terminal) ..... INPUT VOLTAGE RANGE, ALL INPUTS ......-0.5V to V<sub>DD</sub> +0.5V POWER DISSIPATION PER PACKAGE (PD): DEVICE DISSIPATION PER OUTPUT TRANSISTOR OPERATING-TEMPERATURE RANGE (T<sub>A</sub>).....-55°C to +125°C STORAGE TEMPERATURE RANGE (T<sub>stg</sub>).....-65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING):

#### **TERMINAL ASSIGNMENTS**





-011

-010

### CD4020B, CD4024B, CD4040B Types

# RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Unless Otherwise Specified For maximum reliability, nominal operating conditions should be selected so that operation

is always within the following ranges:

CHARACTERISTIC		V <sub>DD</sub>	Min.	Max.	UNITS
Supply Voltage Range (at T <sub>A</sub> = Ful Temperature Range)		3	18	. v	
Input-Pulse Frequency,	$^{f}_{\phi}$	5 10 15	- - -	3.5 8 12	MHz
Input-Pulse Width,	t <sub>W</sub>	5 10 15	140 60 40	- T	ns
Input-Pulse Rise or Fall Time,	<sup>t</sup> rφ, <sup>t</sup> fφ	5 10 15	Unlim	nited	μs
Reset Pulse Width,	tw	5 10 15	200 80 60	_	ns
Reset Removal Time,	tREM	5 10 15	350 150 100	- - -	ns




Fig. 1 - Logic diagram for CD40208.




Fig. 2 - Logic diagram for CD4024B.




Fig. 3 - Logic diagram for CD4040B.




Fig. 4 - Detail of typical flip-flop stage.




Fig. 5 — Typical output low (sink) current characteristics.




Fig. 6 — Minimum output low (sink) current characteristics.




Fig. 7 — Typical output high (source) current characteristics,

## CD4020B, CD4024B, CD4040B Types

### STATIC ELECTRICAL CHARACTERISTICS

-						* 1		,			
CHARACTER-	CONDITIONS			LIM	ITS AT	INDICA	TED TE	MPER/			
ISTIC	Vo	VIN	$V_{DD}$						+25		UNITS
	(V)	(V)	(V)	-55	<b>-40</b>	+85	+125	Min.	Тур.	Мах.	
Quiescent Device		0,5	5	5	5	150	150	<u> </u>	0.04	5	
Current,		0,10	10	10	10	300	300	_	0.04	10	
IDD Max.		0,15	15	20	20	600	600	-	0.04	20	μΑ
		0,20	20	100	100	3000	3000	-	0.08	100	1
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1.	-	
(Sink) Current	0.5	0,10	10	1.6	1,5	-1.1	0.9	1.3	2.6		1
IOL Min.	1.5	0,15	15.	4.2	4	2.8	2.4	34	6.8	- ;	
Output High	4.6	0,5	. 5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
(Source)	2.5	0,5	. 5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current, IOH Min.	9.5	0,10	10	-1.6	-1:5	-1.1	-0.9	-1.3	-2.6	_	
·OA ······	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:		0,5	5		0	.05		-	0	0.05	
Low-Level, VOL Max.	_	0,10	10		0	.05		_	0	0.05	-
VOL IVIAX.		0,15	15		- 0	.05			0	0.05	lv
Output Voltage:		0,5	5		. 4	.95	-	4.95	5	-	*
High-Level, VOH Min.		0,10	10		9	.95		9.95	10		} •
AOH witti	_	0,15	15		14	.95		14.95	15	_	
Input Low	0.5, 4.5	-	5		1	.5		-	_	1.5	
Voltage, Vil Max.	1, 9	: 1	10			3		-	_	3	}
VIL Max.	1.5,13.5	_	15			4		_	_	4	
Input High	0.5, 4.5	_	5		3	3.5		3.5	_		٧
Voltage,	1, 9		10			7		7	_		] .
VIH Min.	1.5,13.5		15		•	11		11	-		
Input Current IJN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μА




Fig. 8 – Minimum output high (source) current characteristics.






Fig. 9 — Typical transition time as a function of load capacitance.



Dimensions and Ped Leyout for CD4020BH. Dimensions and ped leyout for CD4040BH are identical.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3})$  inch).



Dimensions and Pad Layout for CD4024BH.

## CD4020B, CD4024B, CD4040B Types

## DYNAMIC ELECTRICAL CHARACTERISTICS at T\_A = 25°C, Input t\_r, t\_f = 20 ns, C\_L = 50 pF, R\_L = 200 k $\Omega$

				LIMITS		
CHARACTERISTIC	TEST CONDITIONS	V <sub>DD</sub> (V)	Min.	Тур.	Max.	UNITS
Input-Pulse Operation					<u> </u>	
Propagation Delay Time, $\phi$ to		. 5	_	180	360	
Q <sub>1</sub> Out; tpHL, tpLH		10		80	160	ns
THE TEN		15	_	65	130	
0 4 0 14		_ 5	_	100	330	
Q <sub>n</sub> to Q <sub>n</sub> + 1; <sup>t</sup> PHL <sup>, t</sup> PLH		10		40	80	ns
		15	_	30	60	1
Transition Time,		5	-	100	200	
tTHL, tTLH		10	-	50	100	ns
1112, 1211		15	_	40	80	
Minimum Input-Pulse		5		70	140	
Width, tw		10	-	30	60	ns
		15	-	20	40	
		5		-		
Input-Pulse Rise or Fall		10	Unlimited			μs
Time, $t_{r\phi}$ , $t_{f\phi}$		15	1			
Maximum Input-Pulse		5	3.5	7	_	
Frequency, f <sub>d</sub>		10	8	16	-	MHz
		15	12	24	-	l
Input Capacitance, C <sub>1</sub>	Any Input		_	5	7.5	₽F
Reset Operation						
Propagation Delay		- 5	_	140	280	
Time, tpHL		10	-	60	120	ns
· 111L		15		50	100	]
Minimum Reset Pulse		5		100	200	
Width, t <sub>W</sub>		10	_	40	80	ns
••		15		30	60	
Reset Removal Time,		5		175	350	]
tREM		10	_	75	150	ns
* 1 to 171		15	-	50	100	




Fig. 10 — Typical propagation delay time as a function of load capacitance  $(\phi \text{ to } Q_1)$ .




Fig. 11 — Typical dynamic power dissipation as a function of input pulse frequency for CD4020B.





Fig. 12 – Dynamic power dissipation test circuit for CD4020B.



current test circuit.

Fig. 14 - Input voltage test circuits.




Fig. 15 - Input current test circuit.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

* Texas Instruments	THE WORL	D LEADER I	N DSP AND	ANALOG
Products Go	Developmen	t Tools 🔽	Applicat	ions
Search GO	☐ Advanced Search ☐ Tech Support	☐ TI Home ☐ Comments	□ TI&ME □ Site Map	□ Employment

PRODUCT FOLDER | PRODUCT INFO: <u>DATASHEETS</u> | <u>PRICING/AVAILABILITY</u> | <u>APPLICATION NOTES</u> | <u>RELATED DOCUMENTS</u>

PRODUCT SUPPORT: TRAINING

## CD4020B, CMOS 14-Stage Ripple-Carry Binary Counter/Divider

**DEVICE STATUS: ACTIVE** 

PARAMETER NAME	CD4020B
Voltage Nodes (V)	5, 10, 15
Vcc range (V)	3.0 to
Input Level	CMOS
Output Level	CMOS

### **TECHNICAL DOCUMENTS**

Back to Top

To view the following documents, <u>Acrobat Reader 3.x</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET Back to Top

Full datasheet in Acrobat PDF: schs030.pdf (225 KB) (Updated: 11/19/1998)

Full datasheet in Zipped PostScript: schs030.psz (381 KB)

### **APPLICATION NOTES**

▲Back to Top

View Application Reports for Digital Logic

### **RELATED DOCUMENTS**

Back to Top

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

PRICING/AVAILABILITY

ORDERABLE DEVICE	PACKAGE	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT QTY=1000+	PACK QTY	<u>DSCC</u> <u>NUMBER</u>	PRICING/AVAILABILITY

			125				
CD4020BE	<u>N</u>	16	-55 TO 125	ACTIVE	0.55	25	Check stock or order
CD4020BF	Ī	16	-55 TO 125	ACTIVE	2.56	1	Check stock or order
CD4020BF3A	Ī	16	-55 TO 125	ACTIVE	3.02	1	Check stock or order
CD4020BNSR	<u>NS</u>	16	-55 TO 125	ACTIVE	0.64	2000	Check stock or order
CD4020BPW	<u>PW</u>	16	-55 TO 125	OBSOLETE			
CD4020BPWR	<u>PW</u>	16	-55 TO 125	ACTIVE	0.55	2000	Check stock or order
JM38510/05653BEA	ī	16	-55 TO 125	ACTIVE	13.94	1	Check stock or order

Table Data Updated on: 11/8/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy | Important Notice</u>

* Texas Instruments	THE WORLD LEADER IN DSP AND ANALOG	
Products	Development Tools Applications	<b>▼</b>
Search	□ Advanced Search □ TI Home □ TI&ME □ Employm □ Tech Support □ Comments □ Site Map □ TI Globa	

PRODUCT FOLDER | PRODUCT INFO: DATASHEETS | PRICING/AVAILABILITY |
APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

## CD4024B, CMOS 7-Stage Ripple-Carry Binary Counter/Divider

DEVICE STATUS: ACTIVE

PARAMETER NAME	CD4024B
Voltage Nodes (V)	5, 10, 15
Vcc range (V)	3.0 to
Input Level	CMOS
Output Level	CMOS

### **TECHNICAL DOCUMENTS**

Back to Top

To view the following documents, <u>Acrobat Reader 3.x</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET Back to Top

Full datasheet in Acrobat PDF: schs030.pdf (225 KB) (Updated: 11/19/1998)

Full datasheet in Zipped PostScript: <a href="mailto:schs030.psz">schs030.psz</a> (381 KB)

### **APPLICATION NOTES**

Back to Top

View Application Reports for Digital Logic

### **RELATED DOCUMENTS**

Back to Top

Back to Top

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

PRICING/AVAILABILITY

ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	<u>TEMP</u> (°C)	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT QTY=1000+	PACK QTY	DSCC NUMBER	PRICING/AVAILABILITY
89274AKB3T	WR	16	-55	OBSOLETE				

			125				
CD4024BE	<u>N</u>	14	-55 TO 125	ACTIVE	0.40	25	Check stock or order
CD4024BF	Ī	14	-55 TO 125	ACTIVE	2.49	1	Check stock or order
CD4024BF3A	Ĩ	14	-55 TO 125	ACTIVE	2.93	1	Check stock or order
CD4024BM	D	14	-55 TO 125	ACTIVE	0.50	50	Check stock or order
CD4024BM96	<u>D</u>	14	-55 TO 125	ACTIVE	0.50	2500	Check stock or order
CD4024BNSR	<u>NS</u>	14	-55 TO 125	OBSOLETE			
CD4024BPW	<u>PW</u>	14	-55 TO 125	OBSOLETE			
CD4024BPWR	<u>PW</u>	14	-55 TO 125	ACTIVE	0.50	2000	Check stock or order
JM38510/05655BCA	Ī	14	-55 TO 125	ACTIVE	15.02	1	 Check stock or order

Table Data Updated on: 11/8/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks</u> | <u>Privacy Policy</u> | <u>Important Notice</u>