

54ACT11074, 74ACT11074
DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET

SCAS046 - D2957, DECEMBER 1986 - REVISED APRIL 1993

- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the Preset or Clear input sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the low-to-high transition of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.


The 54ACT11074 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11074 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE


INPUTS				OUTPUTS	
PRE	CLR	CLK	D	Q	\bar{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H†	H†
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q ₀	\bar{Q}_0

† This configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high level).

54ACT11074 . . . J PACKAGE
74ACT11074 . . . D OR N PACKAGE
(TOP VIEW)




54ACT11074 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

logic symbol‡



‡ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1993, Texas Instruments Incorporated

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54ACT11074, 74ACT11074
DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET

SCAS046 - D2957, DECEMBER 1986 - REVISED APRIL 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 6 V
Input voltage range, V_I (see Note 1)	-0.5 V to V_{CC} + 0.5 V
Output voltage range, V_O (see Note 1)	-0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		54ACT11074		74ACT11074		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current		-24		-24	mA
I_{OL}	Low-level output current		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	$T_A = 25^\circ C$			UNIT
			MIN	TYP	MAX	
V_{OH}	$I_{OH} = -50 \mu A$	4.5 V	4.4		4.4	V
		5.5 V	5.4		5.4	
	$I_{OH} = -24 mA$	4.5 V	3.94		3.7	
		5.5 V	4.94		4.7	
	$I_{OH} = -50 mA^{\ddagger}$	5.5 V			3.85	
V_{OL}	$I_{OL} = 50 \mu A$	4.5 V		0.1	0.1	V
		5.5 V		0.1	0.1	
	$I_{OL} = 24 mA$	4.5 V		0.36	0.5	
		5.5 V		0.36	0.5	
	$I_{OL} = 50 mA^{\ddagger}$	5.5 V			1.65	
I_I	$V_I = V_{CC}$ or GND	4.5 V				μA
		5.5 V		± 0.1	± 1	
	$V_I = V_{CC}$ or GND, $I_O = 0$	4.5 V				
		5.5 V		4	80	
	$\Delta I_{CC\$}$	5.5 V		0.9	1	
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V				μA
$\Delta I_{CC\$}$	One input at 3.4 V, Other inputs at GND or V_{CC}	5.5 V		0.9	1	mA
C_I	$V_I = V_{CC}$ or GND	5 V		3.5		pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC} .



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54ACT11074, 74ACT11074
DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET

SCAS046 - D2957, DECEMBER 1986 - REVISED APRIL 1993

timing requirements over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Figure 1)

		$T_A = 25^\circ\text{C}$		54ACT11074		74ACT11074		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	100	0	100	0	100	MHz
t_w	Pulse duration	PRE or CLR low		5		5		ns
		CLK low or CLK high		5		5		
t_{su}	Setup time before CLK↑	Data high or low		4.5		4.5		ns
		PRE or CLR inactive		2		2		
t_h	Hold time after CLK↑	0		0		0		ns

switching characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11074		74ACT11074		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			100	125		100		100		MHz
t_{PLH}	PRE or CLR	Q or \bar{Q}	1.5	5.7	8.9	1.5	10.1	1.5	9.6	ns
			1.5	6.6	11.3	1.5	13.3	1.5	12.5	
t_{PHL}	CLK	Q or \bar{Q}	1.5	6	8.5	1.5	10	1.5	9.4	ns
			1.5	5.7	8	1.5	9.4	1.5	8.8	


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS			TYP	UNIT
	$C_L = 50 \text{ pF}$	$f = 1 \text{ MHz}$			
C_{pd}	Power dissipation capacitance per flip-flop			30	pF


54ACT11074, 74ACT11074
DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET

SCAS046 - D2957, DECEMBER 1986 - REVISED APRIL 1993


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS

NOTES: A. C_L includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50 \Omega$, $t_r = 3$ ns, $t_f = 3$ ns.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms