# 般積層セラミックコンデンサ

(高誘電率系·Class 2) STANDARD MULTILAYER CERAMIC CAPACITORS

(CLASS2: HIGH DIELECTRIC CONSTANT TYPE)

OPERATING TEMP.		B/BJ	-25~+85°C
	В	X7R	-55~ + 125°C
		X5R	-55~ + 85°C
	F	F	-25~+85°C
	Г	Y5V	-30~ + 85°C



## 特長 FEATURES

- ・実装密度の向上が図れます
- ・モノリシックの構造のため、信頼性が高い
- ・同一形状、静電容量範囲が広い

- · Improve Higher Mounting Densities.
- · Multilayer block structure provides higher reliability
- · A wide range of capacitance values available in standard case sizes.

## 用途 APPLICATIONS

- •一般電子機器用
- ・通信機器用(携帯電話、PHS、コードレス電話 etc.)
- · General electronic equipment
- · Communication equipment (portable telephones, PHS, other wireless applications, etc.)

### 形名表記法 ORDERING CODE



3

端子電極

定格電圧 (VDC)					
Α	4				
J	6.3				
L	10				
Е	16				
T	25				
U	50				

シリーズ名 積層コンデンサ

メッキ品

形状寸法(El	$A)L\times W(mm)$
063(0201)	0.6×0.3
105(0402)	1.0×0.5
107(0603)	1.6×0.8

**5** 

温度特性					
△B,BJ	±10%				
△F	± 30 %				
△=スペース					

6

公称静電容量 [pF]				
例				
102	1000			
223	22000			

容量許	容差 [%]
K	± 10
M	± 20
Z	± 80 ± 20

8	
製品厚	[み(mm)
P	0.3
V	0.5
Z	0.8

1

個別仕	-様
	- 1.0
_	標準

包装	
В	単品(袋詰め)
F	テーピング(2mmピッチ・178¢)
Т	テーピング(4mmピッチ・178¢)

**1** 



L	M	K	1	0	5	В	J	1	0	4	K	V	_	F	
	2	3		4		6			6		7	8	9	10	



Rated voltage(VDC)					
Α	4				
J	6.3				
L	10				
Е	16				
T	25				
U	50				

Series	name
M	Multilayer ceramic capacitor



End termination						
K Plated						

4

Dimensions (case size)(LXW)(mm)							
	063(0201)	0.6×0.3					
	105(0402)	1.0×0.5					
	107(0603)	1.6×0.8					

5

Temperature characteristics code							
	X7R	-55~+125℃ ±15%					
ΔB	Α/11	±15%					
BJ	X5R	-55~+85℃					
		±15%					
	Y5V	-30~+85°C					
△F	150	± 22 %					

△=Blank space

6

Nominal Capacitance(pF						
example						
102	1000					
223	22000					

Capaci	tance Tolerance(%)
K	± 10
М	± 20
Z	± 80 ± 20

8

Thickn	iess(mm)
P	0.3
V	0.5
Z	0.8

9


_	
Specia	al code
	Standard products

1

Packaging						
В	Bulk					
F	Tape&Reel(2mm pitch · 178 ¢)					
Т	Tape&Reel(4mm pitch • 178 ¢)					



Internal	l code				
Δ	Standard Products				
A Blank anges					



Type(EIA)	L	W	Т		е
☐MK063	0.6±0.03	$0.3\pm0.03$	0.3±0.03	±0.03 P 0.15±0.05	
(0201)	(0.024±0.001)	$(0.012\pm0.001)$	(0.012±0.001)	г	(0.006±0.002)
☐MK105	1.0±0.05	$0.5\pm0.05$	0.5±0.05	V	0.25±0.05
(0402)	$(0.039\pm0.002)$	$(0.020\pm0.002)$	(0.020±0.002)	V	$(0.010\pm0.002)$
□MK107	1.6±0.10	0.8±0.10	0.8±0.10	7	0.35±0.25
(0603)	(0.063±0.004)	$(0.031\pm0.004)$	(0.031±0.004)	2	(0.014±0.010)

Unit: mm(inch)

# 概略バリエーション AVAILABLE CAPACITANCE RANGE

Tv	rpe	06	3		105						107						
Temp.char. BJ/X5R					BJ/X	7R				F/Y	5V			B/X7R F		FΛ	′5V
					D0/X/11				1	.,.							
W	/ V																
Cap		10V	6.3V	50V	25V	16V	10V	50V	25V	16V	10V	6.3V	4V	50V	25V	50V	25V
[pF]	[pF 3digits]																
220	221																
330	331																
470	471																
680	681																
1000	102	Р		V													
1500	152																
2200	222																
3300	332													Z			
4700	472				V												
6800	682				·												
10000	103		P					V								Z	
15000	153					V									Z	_	
22000	223								V							Ζ	
33000	333																
47000	473						V			V							Z
68000	683						V *1 *1										
100000	104						*1			V	-						Z
220000	224										V						
470000	474											V					
1000000	105												V				<u> </u>

注:グラフの記号は製品厚み記号です。 Note:Letter codes in shaded areas are thickness codes. \*1 Items are only available in X5R

温度特性 Temperature Characteristics

温及付注 I	remperature Characteristics						
温度特性 Temperature Characteristics	温度範囲 Operating temp. range [℃]	基準温度 Ref. Temp. [℃]	静電容量 変化率 Capacitance Change [%]				
B/BJ	-25~85	20	±10				
X7R	<b>−55~125</b>	25	±15				
X5R	<b>−55~85</b>	25	±15				
F	-25~85	20	+30 -80				
F/Y5V	−30~85	25	+22 -82				

静電容量許容差 Capacitance Tolerance

記号 Code	許容差 Tolerance	区分 Item
K	±10%	B Char.
М	±20%	B Char.
Z	+80 <sub>%</sub> -20 <sup>%</sup>	F Char.

tan  $\delta$ 

Туре	tan δ ※1	区分 Item
063	≦3.5%	B Char. 10V
	≦5.0%	B Char. 6.3V
107	≦2.5%	B Char.
	≦5.0%	F Char.
	≦2.5%	B Char. 50V, 25V
	≦3.5%	B Char. 16V, 0.027~0.047 μF
	≦5.0%	F Char. 50V, 25V B Char. 0.056~0.1 μF
105	≦7.0%	F Char. 0.033 μF, 0.047 μF
	≦9.0%	F Char. 0.068μF~0.1μF
	≦11%	F Char. 0.22μF
	≦16%	F Char. 0.47μF
	≦20%	F Char. 1μF

※1 測定周波数 Measurement frequency=1±0.1kHz 測定電圧 Measurement voltage =1±0.2Vrms



アイテム一覧 Part Numbers











# 063TYPE(0201 case size) —————

定格	TI. A	公	称		$tan \delta$	実装条件	静電容量	E 7.
電圧	形名	静電	容量	温度特性	Dissipation	Soldering method	許 容 差	厚み
Rated Voltage		Capac	itance T	emp.Char	factor	R:リフロー Reflow soldering	Capacitance	Thickness
(DC)	Ordering code	(р	F)		(%)Max.	W: フロー Wave soldering	tolerance [%]	(mm)(inch)
10V	LMK063 BJ102□P	10	000	BJ/X5R	3.5	R	±10%	0.3±0.03
6.3V	JMK063 BJ103□P	100	000	חפעונם	5	n	±20%	(0.012±0.001)

形名の□には静電容量許容差記号が入ります。

 $\square$ Please specify the capacitance tolerance code.

## 105TYPE(0402 case size) -

15						***	
定格	形 夕	公 称		$ an \delta$	実装条件	静電容量	厚み
電圧	形名	静電容量	温度特性	Dissipation	Soldering method	許容差	15 07
Rated Voltage	Ordering code	Capacitance	Temp.Char	factor	R:リフロー Reflow soldering	Capacitance	Thickness
(DC)	Ordening code	(pF)		(%)Max.	W: フロー Wave soldering	tolerance [%]	(mm)(inch)
	UMK105 BJ221□V	220					
	UMK105 BJ331□V	330					
	UMK105 BJ471□V	470					
	UMK105 BJ681□V	680					
50V	UMK105 BJ102□V	1000					
	UMK105 BJ152□V	1500					
	UMK105 BJ222□V	2200	BJ/X7R	2.5		±10%	0.5±0.05
	UMK105 BJ332□V	3300				±20%	(0.020±0.002)
25V	TMK105 BJ472□V	4700			R		
250	TMK105 BJ682□V	6800					
	EMK105 BJ103□V	10000					
16V	EMK105 BJ153□V	15000					
	EMK105 BJ223□V	22000		3.5			
	LMK105 BJ333□V	33000					
10V	LMK105 BJ473□V	47000					
100	LMK105 BJ683□V	68000	BJ/X5R	5			
	LMK105 BJ104□V	100000	DU/ASIT	3			
50V	UMK105 F103ZV	10000		5			
25V	TMK105 F223ZV	22000		3			
16V	EMK105 F473ZV	47000		7		+80%	0.5±0.05
100	EMK105 F104ZV	100000	F/Y5V	9	R	-20%	(0.020±0.002)
10V	LMK105 F224ZV	220000		11		20/0	(0.020±0.002)
6.3V	JMK105 F474ZV	470000		16			
4V	AMK105 F105ZV	1000000		20			

形名の□には静電容量許容差記号が入ります。

 $<sup>\</sup>hfill\square \mbox{Please}$  specify the capacitance tolerance code.

# 107TYPE(0603 case size) -

定格	π/ Α	公 称		$ an \delta$	実装条件	静電容量	
電圧	形名	静電容量	温度特性 Dissipation		Soldering method	許 容 差	厚み
Rated Voltage	Out to see to	Capacitance	Temp.Char	factor	R:リフロー Reflow soldering	Capacitance	Thickness
(DC)	Ordering code	(pF)		(%)Max.	W: フロー Wave soldering	tolerance [%]	(mm)(inch)
	UMK107 B102□Z	1000					
	UMK107 B152□Z	1500					
	UMK107 B222□Z	2200					
50V	UMK107 B332□Z	3300	BJ/X7R		W, R	±10%	0.8±0.10
	UMK107 B472□Z	4700		2.5 W,		±20%	(0.031±0.004)
	UMK107 B682□Z	6800				20 /6	(0.001 ± 0.004)
	UMK107 B103□Z	10000					
25V	, TMK107 B153□Z	15000					
251	TMK107 B223□Z	22000					
50V	UMK107 F103ZZ	10000					
30 V	UMK107 F223ZZ	22000	F/Y5V	F/Y5V 5	W, R	+80%	0.8±0.10
25V	TMK107 F473ZZ	47000	1/150	3	vv, n	-20%	(0.031±0.004)
230	TMK107 F104ZZ	100000					

形名の□には静電容量許容差記号が入ります。

<sup>☐</sup>Please specify the capacitance tolerance code.

# Multilayer Ceramic Capacitor Chips

			Specific	ed Value				
li	tem	Temperature Compensating (Class 1)		High Permitivity (Class 2)		Test Methods and Remarks		
		Standard	High Frequency Type	Standard Note1	High Value			
1.Operating Range	Temperature	-55 to +125℃		B: −55 to +125°C F: −25 to +85°C	-25 to +85℃	High Capacitance Type BJ(X7R): -55 to +125°C BJ(X5R): -55 to +85°C		
2.Storage	Temperature	-55 to +125℃		B: −55 to +125°C	-25 to +85℃	F(Y5V): -30 to +85°C  High Capacitance Type BJ(X7R): -55 to +125°C  BJ(X5R): -55 to +85°C		
Range 3.Rated Volta	ne.	50VDC,25VDC,	16VDC	F: -25 to +85°C 50VDC,25VDC	50VDC,35VDC,25VDC	F(Y5V): −30 to +85°C		
s.nateu voita	ge	16VDC	TOVIC	30VDC,23VDC	16VDC,10VDC,6.3VDC 4DVC			
4.Withstandin	g Voltage	No breakdown or dam-	No abnormality	No breakdown or dama	ge	Applied voltage: Rated voltage×3 (Class 1)		
Between ter	rminals	age				Rated voltage×2.5 (Class 2)  Duration: 1 to 5 sec.  Charge/discharge current: 50mA max. (Class 1,2)		
5.Insulation F	lesistance	10000 MΩ min.		smaller.	$M\Omega .,$ whichever is the	Applied voltage: Rated voltage Duration: 60±5 sec.		
6 Canasitana	o (Talaranas)	0.5 to 5 pF: ±0.25 pF	0.5 to 2 pF : ±0.1 pF	Note 4 B: ±10%, ±20%	BJ: ±10%, ±20%	Charge/discharge current: 50mA max.  Measuring frequency:		
6.Capacitance (Tolerance)		1 to 10pF: ±0.5 pF 5 to 10 pF: ±1 pF 11 pF or over: ±5% ±10% 10sTYPERA, SA, TA, UA only 0.5~2pF: ±0.1pF 2.2~20pF: ±5%	2.2 to 5.1 pF : ±5%	F: +80 %	F: +80%, ±20% F: +20 %	Class1: $1 \text{MHz} \pm 10\% (\text{C} \le 1000 \text{pF})$ $1 \text{ k Hz} \pm 10\% (\text{C} > 1000 \text{pF})$ $1 \text{ k Hz} \pm 10\% (\text{C} > 1000 \text{pF})$ $1 \text{ k Hz} \pm 10\% (\text{C} \le 22_{\mu} \text{F})$ $120 \text{Hz} \pm 10 \text{Hz} (\text{C} \le 22_{\mu} \text{F})$ Measuring voltage: $\text{Class1: 0.5} \sim 5 \text{Vrms} (\text{C} \le 1000 \text{pF})$ $1 \pm 0.2 \text{Vrms} (\text{C} > 1000 \text{pF})$ $1 \pm 0.2 \text{Vrms} (\text{C} > 1000 \text{pF})$ $0.5 \pm 0.1 \text{Vrms} (\text{C} > 22_{\mu} \text{F})$ Bias application: None		
7.Q or Tangen (tan δ)	it of Loss Angle	Under 30 pF : Q≥400 + 20C 30 pF or over : Q≥1000 C= Nominal capacitance	Refer to detailed specification	B: 2.5% max.(50V, 25V) F: 5.0% max. (50V, 25V)	BJ: 2.5% max. (50V, 35V, 25V) 3.5% max. % 5.0% max. % 10.0% max. % F: 7.0% max. 5.0% max. % 9.0% max. % 11.0% max. % 16.0% max. % 20.0% max. % % See Table.1	Multilayer: Measuring frequency: Class1: $1 \text{MHz} \pm 10\% (\text{C} \le 1000 \text{pF})$ $1 \text{ k Hz} \pm 10\% (\text{C} > 1000 \text{pF})$ $1 \text{ k Hz} \pm 10\% (\text{C} > 1000 \text{pF})$ $1 \text{ k Hz} \pm 10\% (\text{C} \le 22 \mu \text{F})$ $12 \text{MHz} \pm 10 \text{Hz} (\text{C} \ge 22 \mu \text{F})$ Measuring voltage: Class1: $0.5 \sim 5 \text{Vrms} (\text{C} \le 1000 \text{pF})$ $1 \pm 0.2 \text{Vrms} (\text{C} > 1000 \text{pF})$ $1 \pm 0.2 \text{Vrms} (\text{C} > 1000 \text{pF})$ $1 \pm 0.2 \text{Vrms} (\text{C} \ge 22 \mu \text{F})$ $0.5 \pm 0.1 \text{Vrms} (\text{C} \ge 22 \mu \text{F})$ Bias application: None $1 \text{Hgh}$ -Frequency-Multilayer: Measuring frequency: $1 \text{ GHz}$ Measuring equipment: $1 \text{HP4291A}$ Measuring ig: $1 \text{HP16192A}$		
8.Temperature Characteristic of Capacitance	(Without voltage application)	CK: 0±250 CJ: 0±120 CH: 0±60 CG: 0±30 PK: -150±250 PJ: -150±120 PH: -150±60 RK: -220±250 RJ: -220±120 RH: -220±60 SK: -330±250 SJ: -330±120 SH: -330±60 TK: -470±250 TJ: -470±120 TH: -470±60 UK: -750±250 UJ: -750±120	CH: 0±60 RH: -220±60 (ppm/C)	B:±10%(-25~85°) F: +30 %(-25~85°) B(X7R):±15% F(Y5V): +82 %	BJ: ±10%(-25~85°C) F: +30 % (-25~85°C) BJ(X7R,XSR): ±15% F(Y5V): +22 %	According to JIS C 5102 clause 7.12.  Temperature compensating: Measurement of capacitance at 20°C and 85°C shall be mad to calculate temperature characteristic by the following equation.  (Cess - C20)  C20 × ΔT  × 10 6 (ppm/C)  High permittivity: Change of maximum capacitance deviation in step 1 to Temperature at step 1: +20°C  Temperature at step 2: minimum operating temperature Temperature at step 3: +20°C (Reference temperature) Temperature at step 4: maximum operating temperature Temperature at step 5: +20°C  Reference temperature for X7R, X5R and Y5V shall be +25°C		
9.Resistance to Flexure of Substrate		SL: +350 to -1000 (ppm/C) Appearance: No abnormality Capacitance change: Within ±5% or ±0.5 pF, whichever is larger.	Appearance: No abnormality Capacitance change: Within±0.5 pF	Appearance: No abnormality Capacitance change: B, BJ: Within ±12.5% F: Within ±30%		Warp: 2mm Testing board: paper-phenol substrate Thickness: 1.6mm The measurement shall be made with board in the bent position  Board  Warp  Warp  (Unit: mm)		

### Multilayer Ceramic Capacitor Chips

		Specifie				
Item	Temperature Com	pensating (Class 1)	High Permitt	vity (Class 2)	Test Methods and Remarks	
	Standard	High Frequency Type	Standard Note1	High Value		
10.Body Strength	_	No mechanical damage.	_	_	High Frequency Multilayer:  Applied force: 5N  Duration: 10 sec.  Press  Chip  L  L  W	
11.Adhesion of Electrode	No separation or indicat	l ion of separation of electr	ode.		Applied force: 5N  Duration: 30±5 sec.  Hooked jig  Chip  Cross-section	
12.Solderability	At least 95% of terminal	electrode is covered by n	new solder.		Solder temperature: 230±5°C  Duration: 4±1 sec.	
13.Resistance to soldering	Appearance: No abnor-	Appearance: No abnor-	Appearance: No abnorm	aclity	Preconditioning: Thermal treatment (at 150°C for 1 hr)	
	mality Capacitance change: Within $\pm 2.5\%$ or $\pm 0.25 pF$ , whichever is larger. Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	mality Capacitance change: Within ±2.5% Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	Capacitance change: Within ±7.5% (B, BJ) Within ±20% (F) tan ¿: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality		(Applicable to Class 2.)  Solder temperature: 270±5°C  Duration: 3±0.5 sec.  Preheating conditions: 80 to 100°C, 2 to 5 min. or 5 to 10 min 150 to 200°C, 2 to 5 min. or 5 to 10 min Recovery: Recovery for the following period under the standard condition after the test.  24±2 hrs (Class 1)  48±4 hrs (Class 2)	
14.Thermal shock	Appearance: No abnormality Capacitance change: Within ± 2.5% or ±0.25pF, whichever is larger. Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	Appearance: No abnormality Capacitance change: Within ±0.25pF Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	Capacitance change: Within ±7.5% (B, BJ)  : Within ±20% (F)  tan δ: Initial value  Insulation resistance: Initial value  : Withstanding voltage (between terminals): No abnormality		Preconditioning: Thermal treatment (at 150°C for 1 hr) (Applicable to Class 2.)  Conditions for 1 cycle:  Step 1: Minimum operating temperature 30±3 min.  Step 2: Room temperature 15 min.  Step 3: Maximum operating temperature 30±3 min.  Step 4: Room temperature 15 min.  Number of cycles: 5 times  Recovery after the test: 24±2 hrs (Class 1)  48±4 hrs (Class 2)	
15.Damp Heat (steady state)	Appearance: No abnormality Capacitance change: Within ±5% or ±0.5pF, whichever is larger. Q: C≥30 pF : Q≥350 10≤C<30 pF: Q≥275 +2.5C C<10 pF : Q≥200 + 10C C: Nominal capacitance Insulation resistance: 1000 MΩ min.	Appearance: No abnormality Capacitance change: Within $\pm 0.5 pF$ , Insulation resistance: 1000 M $\Omega$ min.	Appearance: No abnormality Capacitance change: B: Within $\pm 12.5\%$ F: Within $\pm 30\%$ tan $\delta$ : B: 5.0% max. F: 7.5% max.  Insulation resistance: 50 M $\Omega$ $\mu$ F or 1000 M $\Omega$ whichever is smaller.	Appearance: No abnormality Capacitance change: BJ: Within $\pm 12.5\%$ F: Within $\pm 30\%$ $\tan \delta$ : BJ: $5.0\%$ max. 7.5% max.** 20.0% max.** F: 11.0% max. 7.5% max.** 16.0% max.** 19.5% max.** 25.0% max.** 25.0% max.** 25.0% max.** 3 See Table.2 Insulation resistance: $\tan \mu = 1000$ M $\mu$ F or $1000$ M $\mu$ C whichever is smaller.	Multilayer:  Preconditioning: Thermal treatment (at 150°C for 1 hr)  (Applicable to Class 2.)  Temperature: 40±2°C  Humidity: 90 to 95% RH  Duration: 500 *24 hrs  Recovery: Recovery for the following period under the star dard condition after the removal from test chamber.  24±2 hrs (Class 1)  48±4 hrs (Class 2)  High-Frequency Multilayer:  Temperature: 60±2°C  Humidity: 90 to 95% RH  Duration: 500 *24 hrs  Recovery: Recovery for the following period under the star dard condition after the removal from test chamber.  24±2 hrs (Class 1)	

#### Multilayer Ceramic Capacitor Chips

Specified Value			ed Value		
Item	Temperature Comp	pensating (Class 1)	High Permittivity (Class 2)		Test Methods and Remarks
	Standard	High Frequency Type	Standard Note1	High Value	
6.Loading under Damp Heat	Appearance: No abnor-	Appearance: No abnor-	Appearance: No abnor-	Appearance: No abnor-	According to JIS C 5102 Clause 9. 9.
	mality	mality	mality	mality	Multilayer:
	Capacitance change:	Capacitance change:	Capacitance change:	Capacitance change:	Preconditioning: Voltage treatment (Class 2)
	Within ± 7.5% or	C≦2 pF: Within ±0.4 pF	B: Within ±12.5%	BJ: Within ± 12.5%	Temperature: 40±2℃
	±0.75pF, whichever is	C>2 pF: Within ±0.75	F: Within ±30%	(50V, 35V, 25V)	Humidity: 90 to 95% RH
	larger.	pF	tan δ: B: 5.0% max.	Within ±15.0% (16V	Duration: 500 <sup>+24</sup> hrs
	Q: C≧30 pF: Q≧200	C: Nominal capaci-	F: 7.5% max.	and under)	Applied voltage: Rated voltage
	C<30 pF: Q≥100 +	tance		F: Within ±30%	Charge and discharge current: 50mA max. (Class 1,
	10C/3	Insulation resistance:	Insulation resistance:	tan δ: BJ: 5.0% max.	Recovery: Recovery for the following period under the star
	C: Nominal capaci-	500 MΩ min.	25 MΩ μ F or 500 MΩ,	7.5% max.*	condition after the removal from test chamber
	tance		whichever is the smaller.	20.0% max. **	24±2 hrs (Class 1)
	Insulation resistance:			F: 11.0% max.	48±4 hrs (Class 2)
	500 MΩ min.			7.5% max.*	High-Frequency Multilayer:
				16.0% max.*	Temperature: 60±2℃
				19.5% max.*	Humidity: 90 to 95% RH
				25.0% max.*	Duration: 500 $^{+24}_{-0}$ hrs
				*See Table.2	
				Insulation resistance:	Charge and discharge current: 50mA max.
				25 MΩ μF or 500 MΩ,	Recovery: 24±2 hrs of recovery under the standard of
				whichever is the smaller.	tion after the removal from test chamber.
7.Loading at High Tempera-	Appearance: No abnor-	Appearance: No abnor-	Appearance: No abnor-	Appearance: No abnormality	According to JIS C 5102 clause 9.10.
ture	mality	mality	mality	Capacitance change:	Multilayer:
	Capacitance change:	Capacitance change:	Capacitance change:	BJ: Within ±12.5%	Preconditioning: Voltage treatment (Class 2)
	Within ±3% or	Within ±3% or	B: Within ±12.5%	F: Within ±30%	Temperature:125±3°C(Class 1, Class 2: B, BJ(X7R)
	±0.3pF, whichever is	±0.3pF, whichever is	F: Within ±30%	tan δ: 5.0% max.	85±2℃ (Class 2: BJ,F)
	larger.	larger.	tan δ:	7.5% max.*	Duration: 1000 +48 hrs
	Q: C≧30 pF : Q≧350	Insulation resistance:	B: 4.0% max.	20.0% max.*	Applied voltage: Rated voltage×2
	10≦C<30 pF: Q≧275	1000 MΩ min.	F: 7.5% max.	F: 11.0% max.	Recovery: Recovery for the following period under the
	+ 2.5C		Insulation resistance:	7.5% max.*	dard condition after the removal from test chamber.
	C<10 pF: Q≧200 +		50 MΩ μF or 1000 MΩ,	16.0% max.*	As for Ni product, thermal treatment shall be perfo
	10C		whichever is smaller.	19.5% max.*	prior to the recovery.
	C: Nominal			25.0% max.*	24±2 hrs (Class 1)
	capacitance			*See Table.2	48±4 hrs (Class 2)
	Insulation resistance:			Insulation resistance: 50	High-Frequency Multilayer:
	1000 MΩ min.			MΩμF or 1000 $MΩ$ , which-	Temperature: 125±3°C (Class 1)
				ever is smaller.	Duration: 1000 <sup>+48</sup> <sub>-0</sub> hrs
					Applied voltage: Rated voltage×2
					Recovery: 24±2 hrs of recovery under the standard c
				l	

Note 1: For 105 type, specified in "High value".

Note 2: Thermal treatment (Multilayer): 1 hr of thermal treatment at 150 +0 /-10 °C followed by 48±4 hrs of recovery under the standard condition shall be performed before the measurement.

Note 3: Voltage treatment (Multilayer): 1 hr of voltage treatment under the specified temperature and voltage for testing followed by 48±4 hrs of recovery under the standard condition shall be performed before the measurement. Note on standard condition "standard condition" referred to herein is defined as follows: 5 to 35°C of temperature, 45 to 85% relative humidity, and 86 to 106kPa of air pressure.

When there are questions concerning measurement results: In order to provide correlation data, the test shall be conducted under condition of 20±2°C of temperature, 65 to 70% relative humidity, and 86 to 106kPa of air pressure. Unless otherwise specified, all the tests are conducted under the "standard condition."

Note 4: Specified value for Instration Resistance of JMK212BJ475M only: 100MΩ μF or more.

Table. 1 tanδ(D. F.)

Item	tan∂
BJ: LMK type; 063 type 105 type ( $C \le 0.047 \mu\text{F}$ ) 107 type ( $C \le 0.47 \mu\text{F}$ ) 107 type ( $C \le 1.47 \mu\text{F}$ ) 212 type ( $C \le 1.47 \mu\text{F}$ ) 316 / 325 / 432 type EMK type; 105 / 107/212 / 316 / 325 type TMK type; 316 type( $C > 0.47 \mu\text{F}$ ) 325 / 432 type	3.5%max.
GMK type;212 type ( $C \ge 0.22 \mu F$ ) 316 type ( $C \ge 0.68 \mu F$ ) 325 type UMK type;212 type ( $C > 0.1 \mu F$ ) 316 type ( $C \ge 0.47 \mu F$ ) 325 type ( $C \le 1.47 \mu F$ )	
BJ: JMK type LMK type; 105 type (C≧0.056 µF)	
107 type ( $C > 0.47 \mu F$ ) 212 type ( $C > 1 \mu F$ )	5.0% max.
J4K, E4K type F: 105 type (50V, 25V)	
F: LMK type; 212 type 316 type (C=10 μF):汎用	
(C=4.7μF): ///π/π/π/π/π/π/π/π/π/π/π/π/π/π/π/π/π/π	9.0% max.
BJ: AMK type	10.0% max.
F: LMK type; 105 type (C =0.22 μF)	11.0% max.
F: JMK type; 105 / 107 / 212 / 316 / 325 / 432 type LMK type; 107 type,325 type 432 type,316 type (C > 10 \( \mu \)F)	16.0% max.
E4K type F: AMK type	20.0% max.

Table. 2 tanδ(D. F.)

Item	$tan \delta$
BJ: JMK type	
LMK type; 063 type	
105 type (C≧0.056 μF)	
107 type (C≧0.47 μF)	7.5% max.
212 type (C > 1 μF)	
J4K, E4K type	
F: 105 type(50V, 25V)	
F: LMK type; 105 type (C=0.22 µF)	16.0% max.
F: JMK type; 105 / 107 / 212 / 316 / 325 / 432 type	
LMK type; 107 type	19.5% max.
432 type	
E4K type	
BJ: AMK type	20.0% max.
F: AMK type	25.0% max.

## 梱包 PACKAGING

#### ①標準数量 Standard quantity ■袋づめ梱包 Bulk packaging


	t paonaging		
形式(EIA) Type	製品厚み Thickness	標準数量 Standard quantity	
Турс	mm(inch)	code	[pcs]
☐MK105(0402)	0.5	V	
E VK105(0402)	(0.020)	W	
□MK107(0603)	0.8	A Z	
	(0.031) 0.85		
□MK212(0805)	(0.033)	D	
□IVIT(2 12(0003)	1.25 (0.049)	G	
□4K212(0805)	0.85 (0.033)	D	
	0.85 (0.033)	D	
□MK316(1206)	1.15 (0.045)	F	1000
_IVII(010(1200)	1.25 (0.049)	G	
	1.6 (0.063)	L	
□4K316(1206)	1.15 (0.045)	F	
	0.85 (0.033)	D	
	1.15 (0.045)	F	
□MK325(1210)	1.5 (0.059)	Н	
	1.9 (0.075)	N	
	2.5 (0.098)	М	

# ■テーピング梱包 Taped packaging


	raped packaging		+西:#	粉里	
形式(EIA) Type	製品厚み Thickness	標準数量 Standard quantity [pcs]			
	mm(inch)	code	紙テープ paper	エンボステープ Embossed tape	
☐MK063(0201)	0.3 (0.012)	Р	15000		
☐MK105(0402)	0.5	V			
E VK105(0402)	(0.020)	W	10000	_	
□MK107(0603)	0.8	Α	4000		
IVIK 107 (0003)	(0.031)	Z	4000		
□MK212(0805)	0.85 (0.033)	D	4000	_	
_IVII (2 12 (0000)	1.25 (0.049)	G	_	3000	
□4K212(0805)	0.85 (0.033)	D	4000	_	
	0.85 (0.033)	D	4000	_	
□MK316(1206)	1.15 (0.045)	F		3000	
	1.25 (0.049)	G	_	3000	
	1.6 (0.063)	L		0000	
□4K316(1206)	1.15 (0.045)	F	_	2000	
	0.85 (0.033)	D	D		
	1.15 (0.045)	F		2000	
□MK325(1210)	1.5 (0.059)	Н		2000	
	1.9 (0.075)	N			
	2.5 (0.098)	М	_	500	
☐MK432(1812)	2.5 (0.098)	М	_	500	
□MK550(2220)	2.5 (0.098)	М	_	500	


# ②テーピング材質 Taping material 紙テープ

Card board carrier tape




エンボステープ Embossed Tape






## ③バルクカセット Bulk Cassette



105, 107, 212形状で個別対応致しますのでお問い合せ下さい。 Please contact any of our offices for accepting your requirement according to dimensions 0402, 0603, 0805.(inch)


# ③テーピング寸法 Taping dimensions 紙テープ Paper Tape (8mm幅) (0.315inches wide)



Туре	チップ挿入部		挿入ピッチ	テープ厚み
(EIA)	Chip	Cavity	Insertion Pitch	Tape Thickness
	Α	В	F	Т
□MK063(0201)	0.37±0.06	0.67±0.06	2.0±0.05	0.42±0.02
□IVIKU63(U2U1)	(0.06±0.002)	(0.027±0.002)	(0.079±0.002)	(0.017±0.001)
☐MK105(0402)	0.65±0.1	1.15±0.1	2.0±0.05	0.8max.
E VK105(0402)	(0.026±0.004)	(0.045±0.004)	(0.079±0.002)	(0.031max.)
□MK107(0603)	1.0±0.2	1.8±0.2		
□IVIK 107 (0003)	(0.039±0.008)	(0.071±0.008)		
☐MK212(0805)	1.65±0.2	2.4±0.2	4.0±0.1	1.1max.
□4K212(0805)	(0.065±0.008)	(0.094±0.008)	(0.157±0.004)	(0.043max.)
□MK316(1206)	2.0±0.2	3.6±0.2		
	(0.079±0.008)	(0.142±0.008)		

Unit: mm(inch)


#### エンボステープ Embossed tape (8mm幅) (0.315inches wide)



Туре	チップ挿入部		挿入ピッチ	テープ厚み	
(EIA)	Chip cavity		Insertion Pitch	Tape Thickness	
	A B		F	K	Т
□MK212(0805)	1.65±0.2	2.4±0.2			
	(0.065±0.008)	(0.094±0.008)			
□MK316(1206)	2.0+0.2	3.6+0.2	4.0±0.1	2.5max.	0.6max
□4K316(1206)	(0.079±0.008)	(0.142±0.008)	(0.157±0.004)	(0.098max.)	(0.024max.)
□MK325(1210)	2.8±0.2	3.6±0.2		3.4max.	
□IVIR323(1210)	(0.110±0.008)	(0.142±0.008)		(0.134max.)	

Unit: mm(inch)


エンボステープ Embossed tape (12mm幅) (0.472inches wide)




Туре	チップ挿入部		挿入ピッチ	テープ厚み	
(EIA)	Chip cavity		Insertion Pitch	sertion Pitch   Tape Thickr	
	A B		F	K	Т
□MK432(1812)	3.7±0.2 (0.146±0.008)	4.9±0.2 (0.193±0.008)	8.0±0.1 (0.315±0.004)	3.4max. (0.134max.)	0.6max. (0.024max.)
□MK550(2220)	5.4±0.2 (0.213±0.008)	6.1±0.2 (0.240±0.008)	8.0±0.1 (0.315±0.004)	3.5max. (0.138max.)	0.6max. (0.024max.)

Unit: mm(inch)

#### ④リーダ部/空部 Leader and Blank portion




#### ⑤リール寸法 Reel size



#### ⑥トップテープ強度 Top Tape Strength

トップテープのはがし力は下図矢印方向に $\tau$ 0.1 $\sim$ 0.7Nとなります。 The top tape requires a peel-off force of 0.1 $\sim$ 0.7N in the direction of the arrow as illustrated below.



Stages	Precautions	Technical considerations
1.Circuit Design	Verification of operating environment, electrical rating and performance  1. A malfunction in medical equipment, spacecraft, nuclear reactors, etc. may cause serious harm to human life or have severe social ramifications. As such, any capacitors to be used in such equipment may require higher safety and/or reliability considerations and should be clearly differentiated from components used in general purpose applications.  Operating Voltage (Verification of Rated voltage)  1. The operating voltage for capacitors must always be lower than their rated values.  If an AC voltage is loaded on a DC voltage, the sum of the two peak voltages should be lower than the rated value of the capacitor chosen. For a circuit where both an AC and a pulse voltage may be present, the sum of their peak voltages should also be lower than the capacitor's rated voltage.  2. Even if the applied voltage is lower than the rated value, the reliability of capacitors might be reduced if either a high frequency AC voltage or a pulse voltage having rapid rise time is present in the circuit.	
2.PCB Design	Pattern configurations (Design of Land-patterns)  1. When capacitors are mounted on a PCB, the amount of solder used (size of fillet) can directly affect capacitor performance. Therefore, the following items must be carefully considered in the design of solder land patterns:  (1) The amount of solder applied can affect the ability of chips to withstand mechanical stresses which may lead to breaking or cracking. Therefore, when designing land-patterns it is necessary to consider the appropriate size and configuration of the solder pads which in turn determines the amount of solder necessary to form the fillets.  (2) When more than one part is jointly soldered onto the same land or pad, the pad must be designed so that each component's soldering point is separated by solder-resist.	1.The following diagrams and tables show some examples of recommended patterns to prevent excessive solder amourts.(larger fillets which extend above the component end terminations)  Examples of improper pattern designs are also shown.  (1) Recommended land dimensions for a typical chip capacitor land patterns for PCBs Land pattern  Chip capacitor  Solder-resist  Chip capacitor  Chip capacitor  Chip capacitor  Solder-resist  Chip capacitor  Type 107 212 316 325  A 0.8~1.0 1.0~1.4 1.8~2.5 1.8~2.5  B 0.5~0.8 0.8~1.5 0.8~1.7 0.8~1.7  C 0.6~0.8 0.9~1.2 1.2~1.6 1.8~2.5  Recommended land dimensions for reflow-soldering (unit: mm)  Type 663 105 107 212 316 325 432 550  A 0.20~0.30 0.45~0.55 0.6~0.8 0.8~1.2 1.8~2.5 1.8~2.5 2.5~3.5 3.7~4.7  B 0.20~0.30 0.45~0.55 0.6~0.8 0.8~1.2 1.8~2.5 1.8~2.5 2.5~3.5 3.7~4.7  B 0.20~0.30 0.40~0.55 0.6~0.8 0.8~1.2 1.8~2.5 1.8~2.5 2.5~3.5 3.7~4.7  Excess solder can affect the ability of chips to withstand mechanical stresses. Therefore, please take proper precautions when designing land-patterns.

Stages	Precautions		Technical consid	lerations	
2.PCB Design		(2) Examples of	of good and bad solder applicat	ion	
		Items	Not recommended	Recommended	
		Mixed mounting of SMD and leaded components	Lead wire of component	Solder-resist	
		Component placement close to the chassis	Chassis Solder(for grounding)	Solder-resist	
		Hand-soldering of leaded components near mounted components	Lead wire of component- Soldering iron	Solder-resist	
		Horizontal component placement		Solder-resist	
	Pattern configurations (Capacitor layout on panelized [breakaway] PC boards)  1. After capacitors have been mounted on the boards, chips can	_		capacitor layout; SMD capacitors should al stresses from board warp or deflection.	
	be subjected to mechanical stresses in subsequent manufac-		Not recommended	Recommended	
	turing processes (PCB cutting, board inspection, mounting of additional parts, assembly into the chassis, wave soldering the reflow soldered boards etc.) For this reason, planning pattern configurations and the position of SMD capacitors should be carefully performed to minimize stress.	Deflection of the board		Position the component at a right angle to the discretion of the mechanical stresses that are anticipated.	
	should be carefully performed to minimize stress.	1-2. To layout the capacitors for the breakaway PC board, it should be noted that the amount of mechanical stresses given will vary depending on capacitor layout. The example			
		below shows recommendations for better design.			
		Perforati	on C Slit Magnitude of stress	D OOOO B  A>B = C>D>E	
		the capacitors of	an vary according to the method ast stressful to most stressful:	ons, the amount of mechanical stress on d used. The following methods are listed bush-back, slit, V-grooving, and perfora- st also consider the PCB splitting proce-	

dure.

Stages	Precautions		Technical consider	rations
natic placement  1. Excessive impact load should not be imposed on the capacitors when mounting onto the PC boards.  2. The maintenance and inspection of the mounters should be conducted periodically.		capacitors, cau before lowering (1)The lower limit board after corr (2)The pick-up pre (3)To reduce the a supporting pins	sing damage. To avoid this, the the pick-up nozzle: of the pick-up nozzle should be a cetting for deflection of the board amount of deflection of the board of the deflection of the board of the deflection of the board of	on 1 and 3 N static loads. caused by impact of the pick-up nozzle, under the PC board. The following dia-
			Not recommended	Recommended
		Single-sided mounting	Cracks	Supporting pin—
		Double-sided mounting	Solder peeling Cracks	Supporting pin
		cracking of the this, the monito	capacitors because of mechanic	e nozzle height can cause chipping or al impact on the capacitors. To avoid nment pin in the stopped position, and pin should be conducted periodically.
	Selection of Adhesives  1. Mounting capacitors with adhesives in preliminary assembly, before the soldering stage, may lead to degraded capacitor characteristics unless the following factors are appropriately checked; the size of land patterns, type of adhesive, amount applied, hardening temperature and hardening period. Therefore, it is imperative to consult the manufacturer of the adhesives on proper usage and amounts of adhesive to use.	shrinkage perce on the capacitor to the board mashould be noted (1)Required adhe a. The adhesive s solder process. b. The adhesive s c. The adhesive s d. The adhesive s	entage of the adhesive and that o rs and lead to cracking. Moreover ay adversely affect component pla d in the application of adhesives.	kness consistency.
		f. The adhesive n	nust not be contaminated. hould have excellent insulation cl	
		(2)The recommen	ded amount of adhesives is as fo	llows;
		Figure	212/316 case size	es as examples
		a	0.3mm	
		b	100 ~12	·
		Amou	Adhesives should not not of adhesive	After capacitors are bonded

Stages	Precautions	Technical considerations
. Soldering	Selection of Flux  1. Since flux may have a significant effect on the performance of capacitors, it is necessary to verify the following conditions prior to use;  (1)Flux used should be with less than or equal to 0.1 wt%  (equivelent to chroline) of halogenated content. Flux having a strong acidity content should not be applied.  (2)When soldering capacitors on the board, the amount of flux applied should be controlled at the optimum level.  (3)When using water-soluble flux, special care should be taken to properly clean the boards.	1-1. When too much halogenated substance (Chlorine, etc.) content is used to activate the flux, or highly acidic flux is used, an excessive amount of residue after soldering may lead to corrosion of the terminal electrodes or degradation of insulation resistance on the surface of the capacitors.  1-2. Flux is used to increase solderability in flow soldering, but if too much is applied, a large amount of flux gas may be emitted and may detrimentally affect solderability. To minimize the amount of flux applied, it is recommended to use a flux-bubbling system.  1-3. Since the residue of water-soluble flux is easily dissolved by water content in the air, the residue on the surface of capacitors in high humidity conditions may cause a degradation of insulation resistance and therefore affect the reliability of the components. The cleaning methods and the capability of the machines used should also be considered carefully when selecting water-soluble flux.
	Soldering Temperature, time, amount of solder, etc. are specified in accordance with the following recommended conditions.	1-1. Preheating when soldering Heating: Ceramic chip components should be preheated to within 100 to 130°C of the soldering. Cooling: The temperature difference between the components and cleaning process should not be greater than 100°C. Ceramic chip capacitors are susceptible to thermal shock when exposed to rapid or concentrated heating or rapid cooling. Therefore, the soldering process must be conducted with great care so as to prevent malfunction of the components due to excessive thermal shock.
		Recommended conditions for soldering [Reflow soldering] Temperature profile
		Temperature (C) 300 200 150 100 150 100 Over 1 minule Over
		The ideal condition is to have solder mass (fillet) controlled to 1/2 to 1/3 of the thickness of the capacitor, as shown below:    Capacitor   T
		Because excessive dwell times can detrimentally affect solderability, soldering duration should be kept as close to recommended times as possible.
		[Wave soldering]  Temperature profile  Temperature (C) 300 250 250 150 100 50 Over 2 minutes Within Gradual
		Caution  1. Make sure the capacitors are preheated sufficiently.  2. The temperature difference between the capacitor and melted solder should not be greater than 100 to130°C  3. Cooling after soldering should be as gradual as possible.  4. Wave soldering must not be applied to the capacitors designated as for reflow soldering only.

Stages	Precautions	Technical considerations
4. Soldering		[Hand soldering] Temperature profile  Temperature  (C) 300 Preheating -280°C -2
		Use a 20W soldering iron with a maximum tip diameter of 1.0 mm.     The soldering iron should not directly touch the capacitor.
5.Cleaning	Cleaning conditions  When cleaning the PC board after the capacitors are all mounted, select the appropriate cleaning solution according to the type of flux used and purpose of the cleaning (e.g. to remove soldering flux or other materials from the production process.)  Cleaning conditions should be determined after verifying, through a test run, that the cleaning process does not affect the capacitor's characteristics.	1. The use of inappropriate solutions can cause foreign substances such as flux residue to adhere to the capacitor or deteriorate the capacitor's outer coating, resulting in a degradation of the capacitor's electrical properties (especially insulation resistance).  2. Inappropriate cleaning conditions (insufficient or excessive cleaning) may detrimentally affect the performance of the capacitors.  (1) Excessive cleaning  In the case of ultrasonic cleaning, too much power output can cause excessive vibration of the PC board which may lead to the cracking of the capacitor or the soldered portion, or decrease the terminal electrodes' strength. Thus the following conditions should be carefully checked;
		Ultrasonic output Below 20 W/ℓ  Ultrasonic frequency Below 40 kHz  Ultrasonic washing period 5 min. or less
6.Post cleaning processes	1. With some type of resins a decomposition gas or chemical reaction vapor may remain inside the resin during the hardening period or while left under normal storage conditions resulting in the deterioration of the capacitor's performance.  2. When a resin's hardening temperature is higher than the capacitor's operating temperature, the stresses generated by the excess heat may lead to capacitor damage or destruction. The use of such resins, molding materials etc. is not recommended.	
7.Handling	Breakaway PC boards (splitting along perforations)  1. When splitting the PC board after mounting capacitors and other components, care is required so as not to give any stresses of deflection or twisting to the board.  2. Board separation should not be done manually, but by using the appropriate devices.	
	Mechanical considerations  1. Be careful not to subject the capacitors to excessive mechanical shocks.  (1) If ceramic capacitors are dropped onto the floor or a hard surface, they should not be used.  (2) When handling the mounted boards, be careful that the mounted components do not come in contact with or bump against other boards or components.	

Stages	Precautions	Technical considerations
8.Storage conditions	Storage  1. To maintain the solderability of terminal electrodes and to keep the packaging material in good condition, care must be taken to control temperature and humidity in the storage area. Humidity should especially be kept as low as possible.  Recommended conditions  Ambient temperature Below 40°C  Humidity Below 70% RH  The ambient temperature must be kept below 30°C. Even under ideal storage conditions capacitor electrode solderability decreases as time passes, so ceramic chip capacitors should be used within 6 months from the time of delivery.  The packaging material should be kept where no chlorine or sulfur exists in the air.  The capacitance value of high dielectric constant capacitors (type 2 &3) will gradually decrease with the passage of time, so this should be taken into consideration in the circuit design. If such a capacitance reduction occurs, a heat treatment of 150°C for 1hour will return the capacitance to its initial level.	I. If the parts are stored in a high temperature and humidity environment, problems such as reduced solderability caused by oxidation of terminal electrodes and deterioration of taping/packaging materials may take place. For this reason, components should be used within 6 months from the time of delivery. If exceeding the above period, please check solderability before using the capacitors.