

N-Channel Depletion-Mode Vertical DMOS FETs

Features

- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on-resistance
- Free from secondary breakdown
- Low input and output leakage

Applications

- Normally-on switches
- Solid state relays
- Converters
- Linear amplifiers
- Constant current sources
- Power supply circuits
- Telecom

Ordering Information

Part Number	Package Option	Packing
DN2530N3-G	3-Lead TO-92	1000/Bag
DN2530N3-G P002		
DN2530N3-G P003		
DN2530N3-G P005	3-Lead TO-92	2000/Reel
DN2530N3-G P013		
DN2530N3-G P014		
DN2530N8-G	3-Lead TO-243AA (SOT-89)	2000/Reel

⁻G denotes a lead (Pb)-free / RoHS compliant package.

Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV _{DSX}
Drain-to-gate voltage	BV _{DGX}
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Typical Thermal Resistance

Package	$oldsymbol{ heta}_{j_{oldsymbol{a}}}$
3-Lead TO-92	132°C/W
3-Lead TO-243AA (SOT-89)	133°C/W

General Description


The DN2530 is a low threshold depletion-mode (normally-on) transistor utilizing an advanced vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.


Product Summary

BV _{DSX} /BV _{DGX}	R _{DS(ON)} (max)	I _{DSS} (min)
300V	12Ω	200mA

Pin Configuration




Product Marking



Package may or may not include the following marks: Si or

TO-92



TO-243AA (SOT-89)

Contact factory for Wafer / Die availablity.

Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.

Thermal Characteristics

Package	l _D (continuous) [†]	l _D (pulsed)	Power Dissipation @T _A = 25°C	$I_{DR}^{}}^{}}$	l _{DRM}
TO-243AA	200mA	500mA	1.6W [‡]	200mA	500mA
TO-92	175mA	500mA	0.74W	175mA	500mA

Notes:

- † I_D (continuous) is limited by max rated T_i .
- # Mounted on FR4 board, 25mm x 25mm x 1.57mm.


Electrical Characteristics (T_A = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions
BV _{DSX}	Drain-to-source breakdown voltage	300	-	-	V	$V_{GS} = -5.0V, I_{D} = 100\mu A$
V _{GS(OFF)}	Gate-to-source off voltage	-1.0	-	-3.5	V	$V_{DS} = 25V, I_{D} = 10\mu A$
$\Delta V_{GS(OFF)}$	Change in V _{GS(OFF)} with temperature	-	-	-4.5	mV/°C	$V_{DS} = 25V, I_{D} = 10\mu A$
l _{GSS}	Gate body leakage current	-	-	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
		_	-	10	μA	V_{DS} = Max rating, V_{GS} = -10V
I _{D(OFF)}	Drain-to-source leakage current	-	-	1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = -10V$, $T_A = 125^{\circ}C$
I _{DSS}	Saturated drain-to-source current	200	_	-	mA	$V_{GS} = 0V, V_{DS} = 25V$
R _{DS(ON)}	Static drain-to-source on-state resistance	-	-	12	Ω	$V_{GS} = 0V$, $I_D = 150$ mA
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with temperature	-	-	1.1	%/°C	$V_{GS} = 0V, I_D = 150mA$
G _{FS}	Forward transconductance	300	-	-	mmho	$V_{DS} = 10V, I_{D} = 150mA$
C _{ISS}	Input capacitance	-	-	300		V _{GS} = -10V,
C _{oss}	Common source output capacitance	-	-	30	pF	$V_{DS} = 25V$,
C _{RSS}	Reverse transfer capacitance	-	-	5		f = 1MHz
t _{d(ON)}	Turn-on delay time	-	-	10		
t _r	Rise time	_	-	15	no	V _{DD} = 25V,
t _{d(OFF)}	Turn-off delay time	-	-	15	ns	$I_D = 150 \text{mA},$ $R_{GEN} = 25\Omega,$
t _f	Fall time	_	-	20		GEN '
V _{SD}	Diode forward voltage drop	-	-	1.8	V	V _{GS} = -10V, I _{SD} = 150mA
t _{rr}	Reverse recovery time	-	600	-	ns	V _{GS} = -10V, I _{SD} = 1.0A


Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.


Switching Waveforms and Test Circuit





Typical Performance Curves



















Typical Performance Curves (cont.)

















3-Lead TO-92 Package Outline (N3)





Front View

Side View



Bottom View

Symbol		Α	b	С	D	E	E1	е	e1	L
Dimensions (inches)	MIN	.170	.014 [†]	.014 [†]	.175	.125	.080	.095	.045	.500
	NOM	-	-	-	-	-	-	-	-	-
	MAX	.210	.022 [†]	.022 [†]	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.


Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

^{*} This dimension is not specified in the JEDEC drawing.

[†] This dimension differs from the JEDEC drawing.

3-Lead TO-243AA (SOT-89) Package Outline (N8)



Symbo	ol	Α	b	b1	С	D	D1	E	E1	е	e1	Н	L
Dimensions (mm) NO	MIN	1.40	0.44	0.36	0.35	4.40	1.62	2.29	2.00 [†]	1.50 3.00 BSC BSC		3.94	0.73 [†]
	NOM	-	-	-	-	-	-	-	-		-	-	
	MAX	1.60	0.56	0.48	0.44	4.60	1.83	2.60	2.29			4.25	1.20

JEDEC Registration TO-243, Variation AA, Issue C, July 1986.

Drawings not to scale.

Supertex Doc. #: DSPD-3TO243AAN8, Version F111010.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



[†] This dimension differs from the JEDEC drawing