

### Description

The [SiT9375](#) is a differential oscillator with an integrated MEMS resonator (such as ApexMEMS™), that is engineered for low-jitter applications requiring standard frequencies from 25 MHz to 644.53125 MHz.

In addition to standard differential signal types, a unique FlexSwing™ output-driver performs like LVPECL and provides independent control of voltage swing and DC offset to simplify interfacing with chipsets having non-standard input voltage requirements and eliminate all external source-bias resistors. The device also integrates multiple on-chip regulators to filter power supply noise, eliminating the need for an external dedicated LDO.

The SiT9375 can be factory programmed for specific combinations of frequency, stability, output signaling, voltage, and output enable functionality. Programmability enables designers to optimize clock configurations while eliminating long lead times and customization costs associated with quartz devices where each combination is custom built.

The wide frequency range and programmability makes this device ideal for communications, enterprise, and industrial applications that require a variety of frequencies and operate in noisy environments.

Refer to [Manufacturing Notes](#) for proper reflow profile, tape and reel dimension, and other manufacturing related information.

### Features

- Standard frequencies from 25 MHz to 644.53125 MHz
- 150 fs RMS typical phase jitter, 12 kHz to 20 MHz
- 9 fs/mV typical PSNR
- LVPECL, LVDS, HCSL, Low-power HCSL, and FlexSwing signaling options
- ±20, ±25, ±30, and ±50 ppm frequency stabilities
- Wide temperature range (-40°C to 105°C)
- Factory programmable options for low lead time
- 1.8 V, 2.5 V, 3.3 V, and wide continuous power supply voltage range options
- 2 x 1.6, 2.5 x 2, 3.2 x 2.5 mm x mm package

### Applications

- 100G/200G/400G/800G network equipment
- Optical modules
- Coherent optics
- Network switches, routers
- Industrial networking equipment
- Server and storage systems
- Test and measurement
- Broadcast video



### Block Diagram




Figure 1. SiT9375 Block Diagram

### Package Pinout





Figure 2. Pin Assignments (Top view)  
(Refer to [Table 16](#) for Pin Descriptions)

## Ordering Information

### SiT9375AC-01B2-3310-100.000000D



**Note:**

1. [Contact SiTime](#) for other package sizes.
2. [Contact SiTime](#) for Spread Spectrum option for EMI reduction.

**Table 1. Ordering Codes for Supported Tape & Reel Packing Method**

Device Size (mm x mm)	8 mm T&R (3ku)	8 mm T&R (1ku)	8 mm T&R (250u)
2.0 x 1.6	D	E	G
2.5 x 2.0	D	E	G
3.2 x 2.5	D	E	G

**Table 2. Supported Frequencies**

25.000000 MHz	30.720000 MHz	50.000000 MHz	53.125000 MHz	61.440000 MHz	62.500000 MHz	74.250000 MHz	75.000000 MHz
80.000000 MHz	98.304000 MHz	100.000000 MHz	106.250000 MHz	122.880000 MHz	125.000000 MHz	133.333333 MHz	148.500000 MHz
150.000000 MHz	153.600000 MHz	155.520000 MHz	156.250000 MHz	159.375000 MHz	160.000000 MHz	161.132813 MHz	166.666666 MHz
200.000000 MHz	212.500000 MHz	250.000000 MHz	300.000000 MHz	312.500000 MHz	322.265625 MHz	333.330000 MHz	425.000000 MHz
625.000000 MHz	644.531250 MHz						

## Table Of Contents

Description .....	1
Features .....	1
Applications .....	1
Block Diagram .....	1
Package Pinout .....	1
Ordering Information .....	2
Electrical Characteristics .....	4
Pin Description .....	14
“4-16A” Phase Jitter Methodology .....	15
FlexSwing Configurations .....	18
Test Circuit Diagrams .....	20
Test Setups for LVPECL Measurements .....	20
Test Setups for FlexSwing Measurements <sup>[15]</sup> .....	21
Test Setups for LVDS Measurements .....	22
Test Setups for HCSL Measurements .....	23
Test Setups for Low-Power HCSL Measurements .....	24
Waveform Diagrams .....	25
Termination Diagrams .....	27
LVPECL and FlexSwing Termination .....	27
LVDS, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V .....	28
HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V .....	28
Low-power HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V .....	28
Dimensions and Patterns — 2.0 x 1.6 mm x mm .....	29
Dimensions and Patterns — 2.5 x 2.0 mm x mm .....	30
Dimensions and Patterns — 3.2 x 2.5 mm x mm .....	31
Additional Information .....	32
Revision History .....	33

## Electrical Characteristics

All Min and Max limits in the Electrical Characteristics tables are specified over operating temperature and rated operating voltage with standard output termination shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage. See [Test Circuit Diagrams](#) for the test setups used with each signaling type.

**Table 3. Electrical Characteristics – Common to All Output Signaling Types**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Frequency Range</b>						
<b>Output Frequency Range</b>	f	Standard frequencies			MHz	Refer to frequencies listed in <a href="#">Ordering Information</a> section
<b>Frequency Stability</b>						
<b>Frequency Stability</b>	F_stab	–	–	±20	ppm	Inclusive of initial tolerance, operating temperature, rated power supply voltage, load variation of 2 pF ± 10%, and 10 years aging at 85°C
		–	–	±25	ppm	
		–	–	±30	ppm	
		–	–	±50	ppm	
<b>10 Year Aging</b>	F_10y	–	±0.7	±2.3	ppm	Ambient temperature of 85°C
<b>Temperature Range</b>						
<b>Operating Temperature Range</b>	T_use	-20	–	+70	°C	Extended commercial, ambient temperature
		-40	–	+85	°C	Industrial, ambient temperature
		-40	–	+95	°C	Ambient temperature
		-40	–	+105	°C	Extended industrial, ambient temperature
<b>Supply Voltage</b>						
<b>Supply Voltage</b>	Vdd	1.71	–	3.63	V	Voltage-supply order code “YY”
		2.25	–	3.63	V	Voltage-supply order code “XX”
		1.71	1.80	1.89	V	Voltage-supply order code “18”. <a href="#">Contact SiTime</a> for 1.5 V
		2.25	2.50	2.75	V	Voltage-supply order code “25”
		2.97	3.30	3.63	V	Voltage-supply order code “33”
<b>Input Characteristics</b>						
<b>Input Voltage High</b>	VIH	70%	–	–	Vdd	Logic High function for Pin 1
<b>Input Voltage Low</b>	VIL	–	–	30%	Vdd	Logic High function for Pin 1
<b>Input Pull-up/Pull-down Impedance</b>	Z_in	112.9	120	133.4	kΩ	Pin 1 for OE function
<b>Output Characteristics</b>						
<b>Duty Cycle</b>	DC	48	–	52	%	See <a href="#">Figure 18</a> for waveform.
<b>Startup, OE and SE Timing</b>						
<b>Startup Time</b>	T_start	–	1.2	2	ms	Measured from the time Vdd reaches its rated minimum value
<b>Output Enable Time 1</b>	T_oe	–	–	100+3 clock cycles	ns	For all signaling types except Low-Power HCSSL. Measured from the time OE pin toggles to enable logic level to the time clock pins reach 90% of final swing. See <a href="#">Figure 24</a> for waveform.
<b>Output Enable Time 2</b>	T_oe	–	–	500+3 clock cycles	ns	For Low-Power HCSSL signaling type. Measured from the time OE pin toggles to enable logic level to the time clock pins reach 90% of final swing. See <a href="#">Figure 24</a> for waveform.
<b>Output Disable Time</b>	T_od	–	–	100+3 clock cycles	ns	Measured from the time OE pin toggles to disable logic level to the last clock edge. See <a href="#">Figure 25</a> for waveform.
<b>Jitter and Phase Noise, measured at f = 156.25 MHz unless specified otherwise</b>						
<b>“4-16A” Phase Jitter<sup>[3]</sup></b>	T_416A	–	85	115	fs rms	Measuring with phase noise analyzer, extending (flat) phase noise to 3rd harmonic (e.g. 312.5 MHz offset), folding phase noise below the Nyquist frequency, filtering and integrating. Uses 4 MHz low pass and 16 MHz high pass filters, each with 20 dB/dec roll off. Includes spurs. See for <a href="#">“4-16A” Phase Jitter Methodology</a> additional details.
<b>Legacy RMS Phase Jitter (random)</b>	T_phj	–	150	200	fs	12 kHz to 20 MHz offset frequency integration bandwidth Refer to <a href="#">SiT95 fi01</a> for <100 fs rms jitter.
<b>Spurious Phase Noise</b>	PN_spur_a	–	-110	–	dBc	12 kHz to 20 MHz offset frequency range
	PN_spur_b	–	-88	–	dBc	12 kHz to 20 MHz offset frequency range. Measured at f = 155.52 MHz
<b>RMS Period Jitter<sup>[4]</sup></b>	T_jitt_per	–	0.5	0.6	ps	Measured based on 10K cycles
<b>Peak Cycle-to-cycle Jitter<sup>[4]</sup></b>	T_jitt_cc	–	3.5	6.2	ps	Measured based on 1K cycles

**Note:**

- Measured according to JESD65B using Keysight DSAX91604A Oscilloscope.
- Applicable for SerDes applications. Label “4-16A” refers to filtering with 4 MHz receive CDR and 16 MHz transmit PLL bandwidths and accounting for aliased phase noise.

**Table 4. Electrical Characteristics – LVPECL** | Supply voltage (“order code”): 2.5 V  $\pm$ 10% (“25”), 3.3 V  $\pm$ 10% (“33”), 2.25 V to 3.63 V (“XX”). All typical specifications are measured at nominal supply voltage of 2.5 V and nominal frequency of 156.25 MHz unless otherwise stated. See [Figure 7](#) and [Figure 8](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption, Frequency = 156.25 MHz</b>						
Current Consumption, Output Enabled without Termination	Idd_oe_nt	–	35.5	42.5	mA	Excluding load termination current
Current Consumption, Output Enabled with Termination 1	Idd_oe_wt1	–	46	56	mA	Including load termination current as shown in <a href="#">Figure 29</a> for Vdd=3.3 V $\pm$ 10%, Vdd=2.25 V to 3.63 V and R3=220 Ohms
		–	46	52	mA	Including load termination current as shown in <a href="#">Figure 29</a> for Vdd=2.5 V $\pm$ 10% and R3=220 Ohms
Current Consumption, Output Enabled with Termination 2	Idd_oe_wt2	–	62	68	mA	Including load termination current. See <a href="#">Figure 30</a> for termination
Current Consumption Output Disabled with Termination 1	Idd_od_wt1	–	53.5	65	mA	Including load termination current as shown in <a href="#">Figure 29</a> for Vdd=3.3 V $\pm$ 10%, Vdd=2.25 V to 3.63 V and R3=220 Ohms. Driver output is at logic-high voltage levels.
		–	53.5	61	mA	Including load termination current as shown in <a href="#">Figure 29</a> for Vdd=2.5 V $\pm$ 10% and R3=220 Ohms. Driver output is at logic-high voltage levels.
Current Consumption, Output Disabled with Termination 2	Idd_od_wt2	–	73.5	80	mA	Including load termination current. See <a href="#">Figure 30</a> for termination. Driver output is at logic-high voltage levels.
<b>Output Characteristics</b>						
Output High Voltage	VOH	Vdd-1.075	Vdd-0.95	Vdd-0.86	V	See <a href="#">Figure 17</a> for waveform
Output Low Voltage	VOL	Vdd-1.84	Vdd-1.7	Vdd-1.62	V	See <a href="#">Figure 17</a> for waveform
Output Differential Voltage Swing	V_Swing		1.5	1.65	V	See <a href="#">Figure 18</a> for waveform
Rise/Fall Time	Tr, Tf	–	170	200	ps	20% to 80%. See <a href="#">Figure 18</a> for waveform
Differential Asymmetry, peak-peak	V_da	–	45	–	mV	See <a href="#">Figure 20</a> for waveform
Differential Skew, peak	V_ds	–	$\pm$ 30	–	ps	See <a href="#">Figure 21</a> for waveform
Overshoot Voltage, peak	V_ov	–	12	–	%	Measured as percent of V_Swing. See <a href="#">Figure 22</a> for waveform
<b>Power Supply Noise Immunity</b>						
Power Supply-Induced Jitter Sensitivity	PSJS	–	9	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz
		–	2	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in <a href="#">Figure 7</a>
Power Supply-Induced Phase Noise	PSPN	–	-79	–	dBc	50 mV peak-peak ripple on VDD
		–	-92	–	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in <a href="#">Figure 7</a>

**Table 5. Electrical Characteristics – FlexSwing** | Supply voltage (“order code”) referred to VDD, only: 2.5 V  $\pm$ 10% (“25”), 3.3 V  $\pm$ 10% (“33”), 2.25 V to 3.63 V (“XX”). All typical specifications are measured at nominal frequency of 156.25 MHz unless otherwise stated. See [Figure 9](#) and [Figure 10](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption, Frequency = 156.25 MHz</b>						
Current Consumption, Output Enabled without Termination	Idd_oe_nt	–	36.5	45	mA	Excluding load termination current
Current Consumption, Output Enabled with Termination	Idd_oe_wt	–	44	55	mA	Including load termination current, for FlexSwing order code “ER”. See <a href="#">Figure 29</a> for Vdd=3.3 V $\pm$ 10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms
		–	44	51	mA	Including load termination current, for FlexSwing order code “ER”. See <a href="#">Figure 29</a> for Vdd=2.5 V $\pm$ 10%, and R3=220 Ohms
Current Consumption Output Disabled with Termination	Idd_od_wt	–	49.5	60.5	mA	Including load termination current, for FlexSwing order code “ER”. See <a href="#">Figure 29</a> for Vdd=3.3 V $\pm$ 10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms. Driver output is at logic-high voltage levels.
		–	49.5	57	mA	Including load termination current, for FlexSwing order code “ER”. See <a href="#">Figure 29</a> for Vdd=2.5 V $\pm$ 10%, and R3=220 Ohms. Driver output is at logic-high voltage levels.
<b>Output Characteristics</b>						
Output High Voltage	VOH	VHn -0.13	VHn	VHn +0.1	V	See <a href="#">Figure 17</a> for waveform; Refer to <a href="#">Table 17</a> or <a href="#">Table 18</a> order codes for nominal VOH (i.e. VHn) values
Output Low Voltage	VOL	VLn -0.13	VLn	VLn +0.12	V	See <a href="#">Figure 17</a> for waveform; Refer to <a href="#">Table 17</a> or <a href="#">Table 18</a> order codes for nominal VOL (i.e. VLn) values
Output Differential Voltage Swing	V_Swing	-15%	2*( VHn-VLn)	+15%	V	See <a href="#">Figure 18</a> for waveform
Rise/Fall Time	Tr, Tf	–	170	200	ps	20% to 80%. See <a href="#">Figure 18</a> for waveform
Differential Asymmetry, peak-peak	V_da	–	55	–	mV	See <a href="#">Figure 20</a> for waveform
Differential Skew, peak	V_ds	–	$\pm$ 40	–	ps	See <a href="#">Figure 21</a> for waveform
Overshoot Voltage, peak	V_ov	–	12	–	%	Measured as percent of V_Swing. See <a href="#">Figure 22</a> for waveform
<b>Power Supply Noise Immunity</b>						
Power Supply-Induced Jitter Sensitivity	PSJS	–	14	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “ER”
		–	2	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “ER”. Using RC power supply filter as shown in <a href="#">Figure 9</a>
Power Supply-Induced Phase Noise	PSPN	–	-75	–	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code “ER”
		–	-93	–	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code “ER”. Using RC power supply filter as shown in <a href="#">Figure 9</a>

**Table 6. Electrical Characteristics – FlexSwing** | Supply voltage (“order code”) referred to GND, only: 1.8 V  $\pm$ 5% (“18”), 1.71 V to 3.63 V (“YY”). All typical specifications are measured at nominal frequency of 156.25 MHz unless otherwise stated. See [Figure 9](#) and [Figure 10](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption, Frequency = 156.25 MHz</b>						
Current Consumption, Output Enabled without Termination	Idd_oe_nt	–	38	45	mA	Excluding load termination current
Current Consumption, Output Enabled with Termination	Idd_oe_wt	–	45.5	51	mA	Including load termination current, for FlexSwing order code “3E”. See <a href="#">Figure 29</a> for Vdd=1.8 V $\pm$ 5% and R3=220 Ohms
		–	45.5	52.5	mA	Including load termination current, for FlexSwing order code “3E”. See <a href="#">Figure 29</a> for Vdd=1.71 V to 3.63 V and R3=220 Ohms
Current Consumption Output Disabled with Termination	Idd_od_wt	–	51.5	57.5	mA	Including load termination current, for FlexSwing order code “3E”. See <a href="#">Figure 29</a> for Vdd=1.8 V $\pm$ 5% and R3=220 Ohms. Driver output is at logic-high voltage levels.
		–	51.5	59	mA	Including load termination current, for FlexSwing order code “3E”. See <a href="#">Figure 29</a> for Vdd=1.71 V to 3.63 V and R3=220 Ohms. Driver output is at logic-high voltage levels.
<b>Output Characteristics</b>						
Output High Voltage	VOH	VHn – 0.1	VHn	VHn + 0.12	V	See <a href="#">Figure 17</a> for waveform; Refer to <a href="#">Table 17</a> or <a href="#">Table 18</a> order codes for nominal VOH (i.e. VHn) values
Output Low Voltage	VOL	VLn – 0.1	VLn	VLn + 0.12	V	See <a href="#">Figure 17</a> for waveform; Refer to <a href="#">Table 17</a> or <a href="#">Table 18</a> order codes for nominal VOL (i.e. VLn) values
Output Differential Voltage Swing	V_Swing	-15%	2*( VHn-VLn)	+15%	V	See <a href="#">Figure 18</a> for waveform
Rise/Fall Time	Tr, Tf	–	170	210	ps	20% to 80%. See <a href="#">Figure 18</a> for waveform
Differential Asymmetry, peak-peak	V_da	–	60	–	mV	See <a href="#">Figure 20</a> for waveform
Differential Skew, peak	V_ds	–	$\pm$ 40	–	ps	See <a href="#">Figure 21</a> for waveform
Overshoot Voltage, peak	V_ov	–	12	–	%	Measured as percent of V_Swing. See <a href="#">Figure 22</a> for waveform
<b>Power Supply Noise Immunity</b>						
Power Supply-Induced Jitter Sensitivity	PSJS	–	12	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “3E”
		–	2	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “3E”. Using RC power supply filter as shown in <a href="#">Figure 9</a>
Power Supply-Induced Phase Noise	PSPN	–	-76	–	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code “3E”
		–	-95	–	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code “3E”. Using RC power supply filter as shown in <a href="#">Figure 9</a>

**Table 7. Electrical Characteristics – FlexSwing** | Supply voltage (“order code”) referred to GND, only: 2.5 V  $\pm$ 10% (“25”), 3.3 V  $\pm$ 10% (“33”), 2.25 V to 3.63 V (“XX”). All typical specifications are measured at nominal frequency of 156.25 MHz unless otherwise stated. See [Figure 9](#) and [Figure 10](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption, Frequency = 156.25 MHz</b>						
<b>Current Consumption, Output Enabled without Termination</b>	Idd_oe_nt	–	37	43	mA	Excluding load termination current
<b>Current Consumption, Output Enabled with Termination</b>	Idd_oe_wt	–	44.5	51	mA	Including load termination current, for FlexSwing order code “VP”. See <a href="#">Figure 29</a> for Vdd=3.3 V $\pm$ 10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms
<b>Current Consumption Output Disabled with Termination</b>	Idd_od_wt	–	53	61	mA	Including load termination current, for FlexSwing order code “VP”. See <a href="#">Figure 29</a> for Vdd=3.3 V $\pm$ 10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms. Driver output is at logic-high voltage levels.
<b>Output Characteristics</b>						
<b>Output High Voltage</b>	VOH	VHn - 0.11	VHn	VHn + 0.1	V	See <a href="#">Figure 17</a> for waveform; Refer to <a href="#">Table 17</a> or <a href="#">Table 18</a> order codes for nominal VOH (i.e. VHn) values
<b>Output Low Voltage</b>	VOL	VLn - 0.1	VLn	VLn + 0.1	V	See <a href="#">Figure 17</a> for waveform; Refer to <a href="#">Table 17</a> or <a href="#">Table 18</a> order codes for nominal VOL (i.e. VLn) values
<b>Output Differential Voltage Swing</b>	V_Swing	-15%	2*( VHn-VLn)	+15%	V	See <a href="#">Figure 18</a> for waveform
<b>Rise/Fall Time</b>	Tr, Tf	–	170	200	ps	20% to 80%. See <a href="#">Figure 18</a> for waveform
<b>Differential Asymmetry, peak-peak</b>	V_da	–	60	–	mV	See <a href="#">Figure 20</a> for waveform
<b>Differential Skew, peak</b>	V_ds	–	$\pm$ 40	–	ps	See <a href="#">Figure 21</a> for waveform
<b>Overshoot Voltage, peak</b>	V_ov	–	12	–	%	Measured as percent of V_Swing. See <a href="#">Figure 22</a> for waveform
<b>Power Supply Noise Immunity</b>						
<b>Power Supply-Induced Jitter Sensitivity</b>	PSJS	–	14	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “VP”
		–	2	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “VP”. Using RC power supply filter as shown in <a href="#">Figure 9</a>
<b>Power Supply-Induced Phase Noise</b>	PSPN	–	-75	–	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code “VP”
		–	-93	–	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code “VP”. Using RC power supply filter as shown in <a href="#">Figure 9</a>

**Table 8. Electrical Characteristics – LVDS** | Supply voltage (“order code”): 2.5 V  $\pm$ 10% (“25”), 3.3 V  $\pm$ 10% (“33”), 2.25 V to 3.63 V (“XX”). All typical specifications are measured at nominal supply of 2.5 V and nominal frequency of 156.25 MHz unless otherwise stated. See [Figure 11](#) and [Figure 12](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption, Frequency = 156.25 MHz</b>						
Current Consumption, Output Enabled without Termination	I <sub>dd_oe_nt</sub>	–	32.5	39	mA	Excluding load termination current
Current Consumption, Output Enabled with Termination	I <sub>dd_oe_wt</sub>	–	36	42	mA	Including load termination current. See <a href="#">Figure 33</a> for termination
Current Consumption Output Disabled with Termination	I <sub>dd_od_wt</sub>	–	42	48	mA	Including load termination current. See <a href="#">Figure 33</a> for termination. Driver output is at logic-high voltage levels.
<b>Output Characteristics</b>						
Differential Output Voltage	V <sub>OD</sub>	250	360	450	mV	See <a href="#">Figure 19</a> for waveform
Delta V <sub>OD</sub>	$\Delta$ V <sub>OD</sub>	–	–	50	mV	See <a href="#">Figure 19</a> for waveform
Offset Voltage	V <sub>OS</sub>	1.125	1.25	1.375	V	See <a href="#">Figure 19</a> for waveform
Delta V <sub>OS</sub>	$\Delta$ V <sub>OS</sub>	–	–	50	mV	See <a href="#">Figure 19</a> for waveform
Rise/Fall Time	T <sub>r</sub> , T <sub>f</sub>	–	290	330	ps	Measured 20% to 80% using <a href="#">Figure 33</a> for termination. See <a href="#">Figure 18</a> for waveform
Differential Asymmetry, peak-peak	V <sub>da</sub>	–	25	–	mV	See <a href="#">Figure 20</a> for waveform
Differential Skew, peak	V <sub>ds</sub>	–	$\pm$ 40	–	ps	See <a href="#">Figure 21</a> for waveform
Overshoot Voltage, peak	V <sub>ov</sub>	–	8	–	%	Measured as percent of V <sub>OD</sub> . See <a href="#">Figure 23</a> for waveform
<b>Power Supply Noise Immunity</b>						
Power Supply-Induced Jitter Sensitivity	PSJS	–	15	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz
		–	3.5	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in <a href="#">Figure 11</a>
Power Supply-Induced Phase Noise	PSPN	–	-75	–	dBc	50 mV peak-peak ripple on VDD
		–	-88	–	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in <a href="#">Figure 11</a>

**Table 9. Electrical Characteristics – LVDS** | Supply voltage (“order code”): 1.8 V  $\pm$ 5% (“18”), 1.71 V to 3.63 V (“YY”). All typical specifications are measured at nominal supply of 2.5V and nominal frequency of 156.25 MHz unless otherwise stated. See [Figure 11](#) and [Figure 12](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption, Frequency = 156.25 MHz</b>						
Current Consumption, Output Enabled without Termination	I <sub>dd_oe_nt</sub>	–	32.5	39	mA	Excluding load termination current
Current Consumption, Output Enabled with Termination	I <sub>dd_oe_wt</sub>	–	36	42	mA	Including load termination current. See <a href="#">Figure 33</a> for termination
Current Consumption Output Disabled with Termination	I <sub>dd_od_wt</sub>	–	42	48	mA	Including load termination current. See <a href="#">Figure 33</a> for termination. Driver output is at logic-high voltage levels.
<b>Output Characteristics</b>						
Differential Output Voltage	V <sub>OD</sub>	250	330	450	mV	See <a href="#">Figure 19</a> for waveform
Delta VOD	$\Delta$ V <sub>OD</sub>	–	–	50	mV	See <a href="#">Figure 19</a> for waveform
Offset Voltage	V <sub>OS</sub>	1.125	1.25	1.375	V	See <a href="#">Figure 19</a> for waveform
Delta VOS	$\Delta$ V <sub>OS</sub>	–	–	50	mV	See <a href="#">Figure 19</a> for waveform
Rise/Fall Time	T <sub>r</sub> , T <sub>f</sub>	–	290	330	ps	Measured 20% to 80% using <a href="#">Figure 33</a> for termination. See <a href="#">Figure 18</a> for waveform
Differential Asymmetry, peak-peak	V <sub>da</sub>	–	25	–	mV	See <a href="#">Figure 20</a> for waveform
Differential Skew, peak	V <sub>ds</sub>	–	$\pm$ 40	–	ps	See <a href="#">Figure 21</a> for waveform
Overshoot Voltage, peak	V <sub>ov</sub>	–	8	–	%	Measured as percent of V <sub>OD</sub> . See <a href="#">Figure 23</a> for waveform
<b>Power Supply Noise Immunity</b>						
Power Supply-Induced Jitter Sensitivity	PSJS	–	17.5	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz
		–	3.5	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in <a href="#">Figure 11</a>
Power Supply-Induced Phase Noise	PSPN	–	-73	–	dBc	50 mV peak-peak ripple on VDD
		–	-88	–	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in <a href="#">Figure 11</a>

**Table 10. Electrical Characteristics – HCSL** | Supply voltage (“order code”): 2.5 V  $\pm$ 10% (“25”), 3.3 V  $\pm$ 10% (“33”), 2.25 V to 3.63 V (“XX”), 1.8 V  $\pm$ 5% (“18”), 1.71 V to 3.63 V (“YY”). All typical specifications are measured at nominal supply of 2.5V and nominal frequency of 156.25 MHz unless otherwise stated. See [Figure 13](#) and [Figure 14](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption, Frequency = 156.25 MHz</b>						
Current Consumption, Output Enabled without Termination	Idd_oe_nt	–	32	38	mA	Excluding load termination current
Current Consumption, Output Enabled with Termination	Idd_oe_wt	–	46.5	52	mA	Including load termination current. See <a href="#">Figure 34</a> (a) and <a href="#">Figure 34</a> (b) for termination.
Current Consumption, Output Disabled with Termination	Idd_od_wt	–	52.5	59	mA	Including load termination current. See <a href="#">Figure 34</a> (a) and <a href="#">Figure 34</a> (b) for termination. Driver output is at logic-high voltage levels.
<b>Output Characteristics</b>						
Output High Voltage	VOH	0.60	0.7	0.95	V	See <a href="#">Figure 17</a> for waveform
Output Low Voltage	VOL	-0.1	0	0.1	V	See <a href="#">Figure 17</a> for waveform
Output Differential Voltage Swing	V_Swing	1.1	1.4	1.6	V	See <a href="#">Figure 18</a> for waveform
Rise/Fall Time	Tr, Tf	–	340	370	ps	Measured 20% to 80%. See <a href="#">Figure 18</a> for waveform
Differential Asymmetry, peak-peak	V_da	–	65	–	mV	See <a href="#">Figure 20</a> for waveform
Differential Skew, peak	V_ds	–	$\pm$ 70	–	ps	See <a href="#">Figure 21</a> for waveform
Overshoot Voltage, peak	V_ov	–	0	–	%	Measured as percent of V_Swing. See <a href="#">Figure 22</a> for waveform
<b>Power Supply Noise Immunity</b>						
Power Supply-Induced Jitter Sensitivity	PSJS	–	27	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz
		–	3.5	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in <a href="#">Figure 13</a>
Power Supply-Induced Phase Noise	PSPN	–	-70	–	dBc	50 mV peak-peak ripple on VDD
		–	-88	–	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in <a href="#">Figure 13</a>

**Table 11. Electrical Characteristics – Low-Power HCSL** | Supply voltage (“order code”): 2.5 V  $\pm$ 10% (“25”), 3.3 V  $\pm$ 10% (“33”), 2.25 V to 3.63 V (“XX”), 1.8 V  $\pm$ 5% (“18”), 1.71 V to 3.63 V (“YY”). All typical specifications are measured at nominal supply of 2.5V and nominal frequency of 156.25 MHz unless otherwise stated. See [Figure 15](#) and [Figure 16](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption, Frequency = 156.25 MHz</b>						
Current Consumption, Output Enabled without Termination	Idd_oe_nt	–	33	38.5	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination	Idd_oe_wt	–	33.5	39	mA	Including load termination current. See <a href="#">Figure 35</a> for termination
Current Consumption, Output Disabled with Termination	Idd_od_wt	–	35.5	42	mA	Including load termination current. See <a href="#">Figure 35</a> for termination. Driver output is at logic-high voltage levels.
<b>Output Characteristics</b>						
Output High Voltage	VOH	0.8	0.9	1.15	V	See <a href="#">Figure 17</a> for waveform
Output Low Voltage	VOL	-0.1	0	0.1	V	See <a href="#">Figure 17</a> for waveform
Output Differential Voltage Swing	V_Swing	1.6	1.83	2.0	V	See <a href="#">Figure 18</a> for waveform
Rise/Fall Time	Tr, Tf	–	330	380	ps	Measured 20% to 80%. See <a href="#">Figure 18</a> for waveform
Differential Asymmetry, peak-peak	V_da	–	55	–	mV	See <a href="#">Figure 20</a> for waveform
Differential Skew, peak	V_ds	–	$\pm$ 30	–	ps	See <a href="#">Figure 21</a> for waveform
Overshoot Voltage, peak	V_ov	–	1	–	%	Measured as percent of V_Swing. See <a href="#">Figure 22</a> for waveform
<b>Power Supply Noise Immunity</b>						
Power Supply-Induced Jitter Sensitivity	PSJS	–	18	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz
		–	6.5	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in <a href="#">Figure 15</a>
Power Supply-Induced Phase Noise	PSPN	–	-73	–	dBc	50 mV peak-peak ripple on VDD
		–	-82	–	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in <a href="#">Figure 15</a>

**Table 12. Absolute Maximum Ratings**

Operation outside the absolute maximum ratings may cause permanent damage to the part. Performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Test Conditions	Min.	Max.	Unit
Continuous Power Supply Voltage Range (Vdd)		-0.5	4.0	V
Input Voltage, Maximum	Any input pin	–	Vdd + 0.3	V
Input Voltage, Minimum	Any input pin	-0.3	–	V
Storage Temperature		-65	150	°C
Maximum Junction Temperature		–	135	°C

**Table 13. Thermal Considerations<sup>[5]</sup>**

Package	$\theta_{JA}$ (°C/W)	$\Psi_{JT}$ (°C/W)	$\theta_{JB}$ (°C/W)	$\theta_{JC,Top}$ (°C/W)
3225, 6-pin	101	4.7	23	86
2520, 6-pin	111	3.7	24	116
2016, 6-pin	134	3.4	24	147

**Notes:**

5.  $\theta_{JA}$ ,  $\Psi_{JT}$ ,  $\theta_{JB}$  and  $\theta_{JC}$  are provided according to JEDEC standards 51-2A, 51-7, 51-8, and 51-12.01 with a 25°C ambient and 250 mW power consumption (typical of 1 GHz  $f_{out}$ ). The conduction thermal resistances  $\theta_{JB}$  and  $\theta_{JC}$  are obtained with the assumption that all heat flows from the junction to a heat sink through either the solder pads ( $\theta_{JB}$ ) or the top of the package ( $\theta_{JC,Top}$ ). These may be used in a two-resistor compact model. The values of  $\theta_{JA}$  and  $\Psi_{JT}$  are strongly application dependent, and we report values based on the JEDEC thermal environment.  $\theta_{JA}$  is the thermal resistance to ambient on a JEDEC PCB - it is a highly conservative estimate, since the JEDEC board does not have vias to PCB planes in the vicinity of the package.  $\Psi_{JT}$  can be used to estimate the junction temperature from measurements of the temperature at the top of the package, if the thermal environment is similar to the JEDEC environment.

**Table 14. Maximum Operating Junction Temperature<sup>[6]</sup>**

Max Operating Temperature (ambient)	Maximum Operating Junction Temperature
70°C	85°C
85°C	100°C
95°C	110°C
105°C	120°C

**Notes:**

6. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.

**Table 15. Environmental Compliance**

Parameter	Test Conditions	Value	Unit
Mechanical Shock Resistance	MIL-STD-883F, Method 2002	10,000	g
Mechanical Vibration Resistance	MIL-STD-883F, Method 2007	70	g
Soldering Temperature (follow standard Pb free soldering guidelines) <sup>[7]</sup>	MIL-STD-883F, Method 2003	260	°C
Moisture Sensitivity Level	MSL1 @ 260°C		
Electrostatic Discharge (HBM)	HBM, JESD22-A114	2,000	V
Charge-Device Model ESD Protection	JESD220C101	750	V
Latch-up Tolerance	JESD78 Compliant		

**Notes:**

7. Please refer to [SiTime Manufacturing Notes](#).

## Pin Description

Table 16. Pin Description

Pin	Map	Functionality	
1	OE/NF	Output Enable (OE)	H <sup>[8]</sup> : Specified frequency output L <sup>[9]</sup> : OUT: Logic HIGH,
		No Function (NF)	Open, 120 kΩ internal pull-down resistor to GND
2	NF	No Function	H or L or Open: No effect on output frequency or other device functions. <sup>[10]</sup>
3	GND	Power	Power Supply Ground
4	OUTP	Output	Oscillator output
5	OUTN	Output	Complementary oscillator output
6	VDD	Power	Power supply voltage <sup>[11]</sup>





Figure 3. Pin Assignments

**Notes:**

8. OE pin includes a 120 kΩ internal pull-up resistor to VDD when active high, and a 120 kΩ internal pull-down resistor to GND when active low. In noisy environments, the OE pin is recommended to include an external 10 kΩ resistor (Use 10kΩ pull-up if active high OE; use 10kΩ pull-down if active low OE) when the pin is not externally driven.
9. Differential Logic high means OUTP=VOH, OUTN=VOL.
10. Can be left open. SiTime recommends grounding it for better thermal performance.
11. A capacitor of value 0.1 μF or higher between VDD and GND pins is required.

### “4-16A” Phase Jitter Methodology





**Figure 4:** Two products analyzed with 2 different methodologies lead to opposite conclusions. The “4-16A” phase jitter methodology more accurately models modern SerDes applications.

Proper evaluation of reference clock (refclk) jitter is critical to optimize system performance in high-speed serial links. Fig. 1 shows how the traditional 12 kHz to 20 MHz analysis of filtering refclk jitter can mislead designers to select components that degrade rather than improve link performance. Using a more accurate filter analysis shows a roughly 50% reduction (50 vs 94 fs rms) in system jitter. Therefore, this datasheet replaces the legacy 12 kHz to 20 MHz filter analysis with a more accurate and established methodology adopted by several industry standards (e.g. PCI Express, CXL, UCIe) and referred to here as “4-16A” phase jitter. A brief overview follows.

Established in 1991 for SONET OC-48 line rates, the traditional 12 kHz to 20 MHz jitter filter served as a golden reference to evaluate refclk jitter for over 30 years. The filter is used is nearly all clock and timing datasheets today. However, the results it provides no longer correlate with system performance and can create suboptimum link performance. Sources of filter error include incorrect corner frequencies, unrealistic brick-wall roll offs and a lack of accounting for aliased phase noise. Errors of tens of femtoseconds are significant today and will become more significant as data rates increase. For these reasons, we recommend customers adopt the more accurate “4-16A” phase jitter methodology for SerDes applications.


The conventional refclk jitter analysis uses a band-pass filter, as shown in Fig. 2, to extract the refclk contribution to jitter observed at the receiver. Historically the refclk jitter filter was arbitrarily applied to phase noise up to an offset equal to the refclk Nyquist frequency. However, this ignores higher-offset phase noise that aliases when the refclk is sampled by a PLL’s phase detector. Studies have shown that extending the phase noise data flat to the third harmonic (or, twice the fundamental frequency in the offset-frequency axis) derives an accurate estimate of worst-case phase jitter [1]. Above the third harmonic, phase noise rolls off quickly and can be ignored.

[1] “How to evaluation reference-clock phase noise in high-speed serial links”, Signal Integrity Journal, <https://www.signalintegrityjournal.com/articles/1216-methodology-for-analyzing-reference-clock-phase-noise-in-high-speed-serial-links>



**Figure 5:** A generic serial link (top) uses a transmit PLL and receive CDR to low and high pass filter, respectively, refclk phase noise. This forms a band-pass system filter (bottom) for computing phase jitter.

The left Fig. 3 chart illustrates this methodology of filtering aliased phase noise for a 156.25 MHz clock. Phase noise analyzers include an anti-aliasing filter. Thus, to account for aliasing, the phase noise is extended flat to the 3<sup>rd</sup> harmonic (468.75 MHz in the signal spectrum, which is 312.5 MHz in offset frequency) and the jitter filter is mirrored across Nyquist-zone boundaries (at 156.25/2, 156.25 and 156.25×3/2 MHz). Then the phase noise data is filtered and integrated to derive phase jitter. The right Fig. 3 chart illustrates a mathematically equivalent process that aliases the extended phase noise below an offset equal to the Nyquist frequency before filtering. [1]



**Figure 6:** Illustration of two equivalent processes to filter aliased phase noise. The left chart extends (black) the measured phase noise (orange) to the 3<sup>rd</sup> harmonic, mirrors the filter (blue) across higher Nyquist zones before deriving the filtered phase noise (green). Alternatively, the right chart aliases the extended phase noise (not shown) below Nyquist before filtering (green). Integrating either green curve yields the same value of phase jitter.

A shorthand label for this methodology is “#-#A” phase jitter where the first and second numbers “#” are replaced with RX CDR and TX PLL bandwidths, respectively, with 20 dB/dec roll offs. The “A” indicates that aliasing is included. For example, “4-16A” phase jitter uses 4 MHz RX and 16 MHz TX bandwidths. Here, 4 MHz represents the most common serial standard, Ethernet, which typically specifies a CDR bandwidth of 4 MHz for 10 Gbps and higher link rates, and 16 MHz represents a worst-case estimate for TX PLL bandwidth. Adopting such a terminology makes it easy to describe variations. For example, “2-10A” phase jitter describes the same methodology but for 2 MHz RX CDR and 10 MHz TX PLL bandwidths. The actual bandwidths are application dependent, and “4-16A” is simply chosen here to represent the most common application (Ethernet).

## FlexSwing Configurations

A FlexSwing output-driver performs like LVPECL and additionally provides independent control of voltage swing and DC offset voltage levels. This simplifies interfacing with chipsets having non-standard input voltage requirements

and can eliminate all external source-bias resistors. FlexSwing supports power supply voltages from 1.71 V to 3.63 V, and the programmable VOH and VOL levels may be referenced to the voltage on either VDD or GND pins.

**Table 17. FlexSwing 2-digit Order Codes specifying VHn and VLn referenced to voltage on VDD pin**

Order Code V_Swing (V)		VLn																					
		A	B	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T	U	V	W	X
		Vdd-2.31V	Vdd-2.26V	Vdd-2.21V	Vdd-2.16V	Vdd-2.11V	Vdd-2.06V	Vdd-2.01V	Vdd-1.96V	Vdd-1.91V	Vdd-1.86V	Vdd-1.82V	Vdd-1.77V	Vdd-1.72V	Vdd-1.67V	Vdd-1.62V	Vdd-1.57V	Vdd-1.52V	Vdd-1.47V	Vdd-1.42V	Vdd-1.37V	Vdd-1.32V	Vdd-1.28V
VHn	A																						
	B																						
	C																						
	D																						
	E																						
	F																						
	G																						
	H																						
	J																						
	K																						
	L																						
	M																						
	N																						
	P																						
	Q																						
	R																						
	S																						
	T																						
	U																						
	V																						
	W																						

Supply Voltage	Available Colors
1.8V±5%	Not Supported
1.71V to 3.63V	Not Supported
2.5V±10%	Blue
3.3V±10%	Blue Red
2.25V to 3.63V	Blue
Note 12	Gray

**Note:**  
12. Please contact SiTime.

The above table identifies supported combinations of nominal VOH (i.e. VHn) and nominal VOL (i.e. VLn) in colored boxes. The two-character code in each box corresponds to the VHn and VLn codes specified in the 2<sup>nd</sup> column and 2<sup>nd</sup> row in the table, respectively. The number in each box indicates the nominal differential swing (i.e. 2x VHn – VLn).

For example, order code “FS” selects VHn code “F” (i.e. Vdd-1.095 V) and VLn code “S” (i.e. Vdd-1.520 V) corresponding to a V\_Swing of 0.85 V peak-peak, which may be used for supply voltages of 2.5 V ±10%, 3.3 V ±10% or (2.25 V to 3.63 V). Alternatively, an order code of “GS” corresponds to a VHn code “G” (i.e. Vdd-1.14 V) and a VLn order code “S” (e.g. Vdd-1.520 V) corresponding to a V\_Swing of 0.760 V peak-peak, which may be used for a supply voltage of 3.3 V ±10%.

Table 18. FlexSwing 2-digit Order Codes specifying VHn and VLn referenced to voltage on GND pin

Order Code V_Swing (V)		C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T	U	V	W	X	Y	
		0.45V	0.49V	0.54V	0.59V	0.64V	0.69V	0.74V	0.79V	0.84V	0.89V	0.94V	0.99V	1.03V	1.08V	1.16V	1.23V	1.3V	1.38V	1.45V	1.53V	1.6V	
VHn	A																		AV	AW	AX	AY	
	B																			1.94	1.86	1.69	1.61
	C																						
	D																						
	E																						
	F																						
	G																						
	H																						
	J																						
	K																						
	L																						
	M																						
	N																						
	P																						
	Q																						
	R																						
	S																						
	T																						
	U																						
	V																						
	W																						
	X																						
	Y																						
	Z																						
	1																						
	2																						
3																							

Note: 13. Please contact SiTime.

## Test Circuit Diagrams

A 1.5 pF capacitive load is used at each differential output. Because of the additive input capacitance of the active probe used with the oscilloscope, the output characteristics for all signal types are measured with a total of 2 pF capacitive load.

### Test Setups for LVPECL Measurements




Figure 7. Test setup to measure LVPECL Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) without filter added<sup>[14]</sup>




Figure 8. Test setup to measure LVPECL Waveform Characteristics, Current Consumption (with Termination 2)<sup>[15]</sup>, Output Enable/Disable Time, and Startup Time

**Notes:**

- 14. See Figure 9 for the test setup to measure LVPECL Power Supply-Induced Phase Noise (PSPN) with filter added.
- 15. See Figure 10 for the test setup to measure LVPECL Current Consumption with Termination 1 or without Termination.

## Test Circuit Diagrams (continued)

### Test Setups for FlexSwing Measurements<sup>[16]</sup>




Figure 9. Test setup to measure FlexSwing Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added<sup>[17]</sup>




Figure 10. Test setup to measure FlexSwing Waveform Characteristics, Current Consumption<sup>[18]</sup>, Output Enable/Disable Time, and Startup Time

**Note:**

- 16. The same test circuits are used for FlexSwing referenced to VDD and FlexSwing referenced to GND.
- 17. Test setup is also used to measure LVPECL Power Supply-Induced Phase Noise (PSPN) with filter added.
- 18. Test setup is also used to measure LVPECL Current Consumption with Termination 1 or without Termination.

## Test Circuit Diagrams (continued)

### Test Setups for LVDS Measurements




Figure 11. Test setup to measure LVDS Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added




Figure 12. Test setup to measure LVDS Waveform Characteristics, Current Consumption, Output Enable/Disable Time, and Startup Time

## Test Circuit Diagrams (continued)

### Test Setups for HCSL Measurements




Figure 13. Test setup to measure HCSL Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added




Figure 14. Test setup to measure HCSL Waveform Characteristics, Current Consumption, Output Enable/Disable Time, and Startup Time

### Test Circuit Diagrams (continued)

#### Test Setups for Low-Power HCSL Measurements




Figure 15. Test setup to measure Low-Power HCSL Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added




Figure 16. Test setup to measure Low-Power HCSL Waveform Characteristics, Current Consumption, Output Enable/Disable Time, and Startup Time

## Waveform Diagrams




Figure 17. LVPECL, HCSL, Low-Power HCSL, and FlexSwing Voltage Levels per Differential Pin




Figure 18. LVPECL, LVDS, HCSL, Low-Power HCSL, and FlexSwing Voltage Levels Across Differential Pair




Figure 19. LVDS Voltage Levels per Differential Pin

Waveform Diagrams (continued)




Figure 20. Differential Asymmetry ( $V_{da}$ )




Figure 21. Differential Skew ( $V_{ds}$ ) is measured as the Time between the Average Voltage Level and Crossing Voltage




Figure 22. Overshoot Voltage ( $V_{ov}$ ) for LVPECL, FlexSwing, HCSL, Low-power HCSL




Figure 23. Overshoot Voltage ( $V_{ov}$ ) for LVDS Output




Figure 24. OE Pin Enable Timing ( $T_{oe}$ )




Figure 25. OE Pin Disable Timing ( $T_{od}$ )

## Termination Diagrams


### LVPECL and FlexSwing Termination

The SiT9375 FlexSwing output drivers support low power without sacrificing signal integrity via simple terminations as shown in Figure 27 and Figure 29, compared to traditional LVPECL drivers. The FlexSwing and LVPECL outputs are


voltage-mode drivers. Use the table and figures below to select a termination circuit for the desired supply voltage. The table also provides LVPECL current consumption ( $I_{load}$ ) into the load termination.

**Table 19. Termination Options for LVPECL and FlexSwing Signaling**


Signaling	Supply Voltage Order Codes	Termination Options					
		Figure 26	Figure 27	Figure 28	Figure 29	Figure 30	Figure 31
LVPECL referenced to Vdd	"25", "33", "XX"	OK to use $I_{load} = 40\text{ mA}$ with $100\ \Omega$ near-end bias resistor	<b>Do Not Use</b>	OK to use $I_{load} = 28\text{ mA}$	OK to use	OK to use $I_{load} = 28\text{ mA}$	<b>Do Not Use</b>
FlexSwing referenced to Vdd			OK to use (See Figure 27 for frequency ranges and voltage swings)	OK to use <sup>20</sup>	OK to use	OK to use	<b>Do Not Use</b>
FlexSwing referenced to Gnd	"25", "33", "XX", "YY"	OK to use <sup>19</sup>		<b>Do Not Use</b>	OK to use	<b>Do Not Use</b>	<b>Do Not Use</b>
	"18"			<b>Do Not Use</b>	OK to use	<b>Do Not Use</b>	OK to use




**Figure 26. Recommended LVPECL and FlexSwing<sup>[19]</sup> Termination when AC-coupled**




**Figure 27. Recommended FlexSwing Termination when AC-coupled**




**Figure 28. LVPECL and FlexSwing DC-coupled Load Termination with Thevenin Equivalent Network<sup>[20]</sup>**



**Figure 29. LVPECL and FlexSwing with DC-coupled Parallel Shunt Load Termination**



**Figure 30. LVPECL and FlexSwing with Y-Bias Termination**



**Figure 31. FlexSwing Termination - Only for use with Supply Voltage Order Code "18"**

### Termination Diagrams (continued)

LVDS, Supply Voltage: 1.8 V  $\pm$ 5%, 2.5 V  $\pm$ 10%, 3.3 V  $\pm$ 10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V




Figure 32. LVDS AC Termination




Figure 33. LVDS DC Termination at the Load

HCSL, Supply Voltage: 1.8 V  $\pm$ 5%, 2.5 V  $\pm$ 10%, 3.3 V  $\pm$ 10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V





Figure 34. (a) HCSL Source Termination and (b) HCSL Load Termination

Low-power HCSL, Supply Voltage: 1.8 V  $\pm$ 5%, 2.5 V  $\pm$ 10%, 3.3 V  $\pm$ 10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V




Figure 35. Low-power HCSL Termination

Notes:

19. [Contact SiTime](#) for optimum  $R_B$  values for FlexSwing options.
20. [Contact SiTime](#) for optimum  $R_1$  and  $R_2$  values for FlexSwing options.

**Dimensions and Patterns — 2.0 x 1.6 mm x mm**

Package Size – Dimensions (Unit: mm)<sup>[21]</sup>

	SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	A	0.700	0.750	0.800
STAND OFF	A1	0.000	0.035	0.050
BODY SIZE	X	2.000 BSC		
	Y	1.600 BSC		
LEAD WIDTH	b	0.225	0.275	0.325
LEAD LENGTH	L	0.300	0.400	0.500
LEAD PITCH	e	0.730 BSC		
PACKAGE TOLERANCE	aaa	0.100		
MOLD FLATNESS	bbb	0.100		
COPLANARITY	ccc	0.080		
NOTE				
1. ALL DIMENSION IN MM				
PKG INFO		DRAWING NO.		
6L PQFN 2.000x1.600x0.750 mm		POD-077-PQFN-006-C02016		
DATE	12/6/2021	REV	SHEET	
		B02	01	

Recommended Land Pattern (Unit: mm)<sup>[22]</sup>

Note : All units in mm.

	PKG INFO	SPL DRAWING NO.	
DATE	6L QFN 2.000x1.600 mm	REV	SHEET
2020/04/20		B00	01

**Notes:**

21. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of “Y” will depend on the assembly location of the device.
22. A capacitor of value 0.1 μF or higher between VDD and GND is required. An additional 10 μF capacitor between VDD and GND is required for the best phase jitter performance.

**Dimensions and Patterns — 2.5 x 2.0 mm x mm**

Package Size – Dimensions (Unit: mm)<sup>[21]</sup>

(TOP VIEW)                      (BOTTOM VIEW)

(SIDE VIEW)

	SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	A	0.800	0.850	0.900
STAND OFF	A1	0.000	0.035	0.050
BODY SIZE	X	D		
	Y	E		
LEAD WIDTH	b	0.330	0.380	0.430
LEAD LENGTH	L	0.550	0.650	0.750
LEAD PITCH	e	0.900 BSC		
PACKAGE TOLERANCE	aaa	0.100		
MOLD FLATNESS	bbb	0.100		
COPLANARITY	ccc	0.080		

NOTE

1. ALL DIMENSION IN MM

PKG INFO		DRAWING NO.	
6L PQFN 2.500x2.000x0.850 mm		POD-092-PQFN-006-C02520	
DATE	2/28/2024	REV	SHEET
		A01	01

Recommended Land Pattern (Unit: mm)<sup>[22]</sup>

Note : All units in mm.

	PKG INFO		SPL DRAWING NO.	
	6L PQFW 2.500x2.000 mm		SPL-078-PQFW-006-C02520	
	DATE		REV	SHEET
	2020/04/20		A00	01

**Dimensions and Patterns — 3.2 x 2.5 mm x mm**

Package Size – Dimensions (Unit: mm)<sup>[21]</sup>

(TOP VIEW)

(BOTTOM VIEW)

(SIDE VIEW)

	SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	A	0.800	0.850	0.900
STAND OFF	A1	0.000	0.035	0.050
BODY SIZE	X	3.200 BSC		
	Y	2.500 BSC		
LEAD WIDTH	b	0.550	0.600	0.650
LEAD LENGTH	L	0.650	0.700	0.750
	L1	0.800 REF		
LEAD PITCH	e	1.100 BSC		
PACKAGE TOLERANCE	aaa	0.100		
MOLD FLATNESS	bbb	0.100		
COPLANARITY	ccc	0.080		
DIMPLE WIDTH	T	0.150 REF		
DIMPLE LENGTH	P	0.150 REF		
DIMPLE DEPTH	A2	0.100 REF		

NOTE

1. ALL DIMENSION IN MM

PKG INFO		DRAWING NO.	
6L PQFD 3.200x2.500x0.850 mm		POD-076-PQFD-006-C03225	
DATE	10/11/2022	REV	SHEET
		B01	01

Recommended Land Pattern (Unit: mm)<sup>[22]</sup>

Note : All units in mm.

	PKG INFO	SPL DRAWING NO.	
	6L QFN 3.200x2.500 mm	SPL-076-QFN-006-C03225	
DATE	2020/04/20	REV	SHEET
		B00	01

## Additional Information

Table 20. Additional Information

Document	Description	Download Link
<b>ECCN #: EAR99</b>	Five character designation used on the commerce Control List (CCL) to identify dual use items for export control purposes.	—
<b>HTS Classification Code: 8542.39.0000</b>	A Harmonized Tariff Schedule (HTS) code developed by the World Customs Organization to classify/define internationally traded goods.	—
<b>Manufacturing Notes</b>	Tape & Reel dimension, reflow profile and other manufacturing related info	<a href="https://www.sitime.com/support/resource-library/manufacturing-notes-sitime-products">https://www.sitime.com/support/resource-library/manufacturing-notes-sitime-products</a>
<b>Termination Techniques</b>	Termination design recommendations	<a href="http://www.sitime.com/support/application-notes">http://www.sitime.com/support/application-notes</a>
<b>Layout Techniques</b>	Layout recommendations	<a href="http://www.sitime.com/support/application-notes">http://www.sitime.com/support/application-notes</a>
<b>Evaluation Boards</b>	SIT6760EB	<a href="https://www.sitime.com/support/resource-library/user-manuals/sit6760eb-evaluation-board-user-manual">https://www.sitime.com/support/resource-library/user-manuals/sit6760eb-evaluation-board-user-manual</a>

## Revision History

Table 21. Revision History

Revision	Release Date	Change Summary
0.5	22-May-2020	Advanced datasheet
0.51	1-Jun-2020	Formatting changes Updated package drawings
0.52	28-Jul-2020	Extended frequency to 644.53125 MHz
0.53	2-Aug-2020	Modified Termination Diagrams section
0.54	23-Sep-2020	Modified LVPECL, FlexSwing, LVDS current consumption specifications Modified phase jitter specification Added FlexSwing order codes Added 250u T&R order code Changed rev table date format
0.55	23-Oct-2020	Trademarks update Updated HCSL and low-power HCSL rise/fall time specs
0.56	15-Dec-2020	Updated current consumption
0.57	5-Jan-2021	Updated FlexSwing Electrical Characteristics tables and description Formatting updates
0.58	23-Mar-2021	Updated option to Contact SiTime for <100 fs rms jitter, Provide Flexswing use case example Updated hyperlinks; Changed date format; Formatting issues
0.59	29-Mar-2021	Updated Table 2. Supported Frequencies with 333.33 MHz
0.6	12-May-2022	Updated FlexSwing tables
0.9	29-Jul-2022	Added Test Diagrams section Updated Electrical Characteristics tables and descriptions
0.91	1-Aug-2022	Preliminary datasheet
0.92	12-Aug-2022	Updated Test Diagrams and formatting
0.93	15-Aug-2022	Added additional jitter integration bandwidths Updated Disclaimer
0.94	13-Oct-2022	Updated Dimensions & Patterns diagrams
0.95	24 Apr 2023	Added most commonly used Flexswing Level
0.96	20-June-2023	Added "4-16A" Phase Jitter specification and how to measure section.
1.0	28-Feb-2024	Updated 2520 package Dimensions drawing Rev 1.0 Production release

SiTime Corporation, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | Phone: +1-408-328-4400 | Fax: +1-408-328-4439

© SiTime Corporation 2020-2024. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

**Disclaimer:** SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. This product is not suitable or intended to be used in a life support application or component or to operate nuclear facilities, or in other applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

CRITICAL USE EXCLUSION POLICY  
BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

For military and aerospace applications, refer to SiT9356 and SiT9357 datasheets or the SiTime Endura products page at [Aerospace & Defense solutions](#).

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.