

## DUAL FREQUENCY VCXO (10 MHz TO 1.4 GHz)

### Features

- Available with any-rate output frequencies from 10–945 MHz and select frequencies to 1.4 GHz
- Two selectable output frequencies
- 3rd generation DSPLL® with superior jitter performance
- 3x better frequency stability than SAW-based oscillators
- Internal fixed crystal frequency ensures high reliability and low aging
- Available CMOS, LVPECL, LVDS & CML outputs
- 3.3, 2.5, and 1.8 V supply options
- Industry-standard 5 x 7 mm package and pinout
- Pb-free/RoHS-compliant


### Applications

- SONET/SDH
- xDSL
- 10 GbE LAN / WAN
- Low-jitter clock generation
- Optical Modules
- Clock and data recovery

### Description

The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced DSPLL® circuitry to provide a very low jitter clock for all output frequencies. The Si552 is available with any-rate output frequency from 10 to 945 MHz and select frequencies to 1400 MHz. Unlike traditional VCXO's where a different crystal is required for each output frequency, the Si552 uses one fixed crystal frequency to provide a wide range of output frequencies. This IC based approach allows the crystal resonator to provide exceptional frequency stability and reliability. In addition, DSPLL clock synthesis provides superior supply noise rejection, simplifying the task of generating low jitter clocks in noisy environments typically found in communication systems. The Si552 IC based VCXO is factory configurable for a wide variety of user specifications including frequency, supply voltage, output format, tuning slope, and temperature stability. Specific configurations are factory programmed at time of shipment, thereby eliminating long lead times associated with custom oscillators.

### Functional Block Diagram




### Ordering Information:

See page 8.

### Pin Assignments:

See page 7.

(Top View)



## 1. Electrical Specifications

**Table 1. Recommended Operating Conditions**

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Supply Voltage <sup>1</sup>	V <sub>DD</sub>	3.3 V option	2.97	3.3	3.63	V
		2.5 V option	2.25	2.5	2.75	
		1.8 V option	1.71	1.8	1.89	
Supply Current	I <sub>DD</sub>	Output enabled	—	90	—	mA
		TriState mode	—	60	—	
Output Enable (OE) <sup>2</sup>		V <sub>IH</sub>	0.75 × V <sub>DD</sub>	—	—	V
		V <sub>IL</sub>	—	—	0.5	
Operating Temperature Range	T <sub>A</sub>		-40	—	85	°C
<b>Notes:</b>						
1. Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 8 for further details.						
2. OE pin includes a 17 kΩ pullup resistor to VDD. Pulling OE to ground causes outputs to tristate.						

**Table 2. V<sub>C</sub> Control Voltage Input**

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Control Voltage Tuning Slope <sup>1,2,3</sup>	K <sub>V</sub>	10 to 90% of V <sub>DD</sub>	—	45 90 135 180	—	ppm/V
Control Voltage Linearity <sup>4</sup>	L <sub>VC</sub>	BSL	-5	±1	+5	%
		Incremental	-10	±5	+10	
Modulation Bandwidth	BW		9.3	10.0	10.7	kHz
V <sub>C</sub> Input Impedance	Z <sub>VC</sub>		500	—	—	kΩ
Nominal Control Voltage	V <sub>CNOM</sub>	@ f <sub>O</sub>	—	3/8 × V <sub>DD</sub>	—	V
Control Voltage Tuning Range	V <sub>C</sub>		0		V <sub>DD</sub>	V
<b>Notes:</b>						
1. Positive slope; selectable option by part number. See Section 3. "Ordering Information" on page 8.						
2. For best jitter and phase noise performance, always choose the smallest K <sub>V</sub> that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K <sub>V</sub> ), Stability, and Absolute Pull Range (APR)" for more information.						
3. K <sub>V</sub> variation is ±28% of typical values.						
4. BSL determined from deviation from best straight line fit with V <sub>C</sub> ranging from 10 to 90% of V <sub>DD</sub> . Incremental slope determined with V <sub>C</sub> ranging from 10 to 90% of V <sub>DD</sub> .						

**Table 3. CLK± Output Frequency Characteristics**

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Nominal Frequency <sup>1,2,3</sup>	f <sub>O</sub>	LVDS/CML/LVPECL	10	—	945	MHz
		CMOS	10	—	160	
Temperature Stability <sup>1,4</sup>	Δf/f <sub>O</sub>	T <sub>A</sub> = -40 to +85 °C	-20	—	+20	ppm
			-50	—	+50	
			-100	—	+100	
Absolute Pull Range <sup>1,4</sup>	APR		±25	—	±150	ppm
Aging		Frequency drift over 15 year life.	—	—	±10	ppm
Power up Time <sup>5</sup>	t <sub>osc</sub>		—	—	10	ms
Settling Time After FS Change	t <sub>FRQ</sub>		—	—	10	ms
<b>Notes:</b>						
1. See Section 3. "Ordering Information" on page 8 for further details.						
2. Specified at time of order by part number. Also available in frequencies from 970 to 1134 MHz and 1213 to 1417 MHz.						
3. Nominal output frequency set by V <sub>CNOM</sub> = 3/8 × V <sub>DD</sub> .						
4. Selectable parameter specified by part number.						
5. Time from power up or tristate mode to f <sub>O</sub> (to within ±1 ppm of f <sub>O</sub> ).						

**Table 4. CLK± Output Levels and Symmetry**

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
LVPECL Output Option <sup>1</sup>	V <sub>O</sub>	mid-level	V <sub>DD</sub> – 1.42	—	V <sub>DD</sub> – 1.25	V
	V <sub>OD</sub>	swing (diff)	1.1	—	1.9	V <sub>PP</sub>
	V <sub>SE</sub>	swing (single-ended)	0.5	—	0.93	V <sub>PP</sub>
LVDS Output Option <sup>2</sup>	V <sub>O</sub>	mid-level	1.125	1.20	1.275	V
	V <sub>OD</sub>	swing (diff)	0.32	0.40	0.50	V <sub>PP</sub>
CML Output Option <sup>2</sup>	V <sub>O</sub>	mid-level	—	V <sub>DD</sub> – 0.75	—	V
	V <sub>OD</sub>	swing (diff)	0.70	0.95	1.20	V <sub>PP</sub>
CMOS Output Option <sup>3</sup>	V <sub>OH</sub>	I <sub>OH</sub> = 32 mA	0.8 × V <sub>DD</sub>	—	V <sub>DD</sub>	V
	V <sub>OL</sub>	I <sub>OL</sub> = 32 mA	—	—	0.4	
Rise/Fall time (20/80%)	t <sub>R</sub> , t <sub>F</sub>	LVPECL/LVDS/CML	—	—	350	ps
		CMOS with CL = 15 pF	—	1	—	ns
Symmetry (duty cycle)	SYM	LVPECL: V <sub>DD</sub> – 1.3 V (diff) LVDS: 1.25 V (diff) CMOS: V <sub>DD</sub> /2	45	—	55	%
<b>Notes:</b>						
1. 50 Ω to V <sub>DD</sub> – 2.0 V.						
2. R <sub>term</sub> = 100 Ω (differential).						
3. C <sub>L</sub> = 15 pF						

**Table 5. CLK $\pm$  Output Phase Jitter**

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Phase Jitter (RMS) <sup>1,2,3</sup> for $F_{OUT} \geq 500$ MHz	$\phi_J$	K <sub>V</sub> = 45 ppm/V 12 kHz to 20 MHz (OC-48) 50 kHz to 80 MHz (OC-192)	—	0.35	—	ps
			—	0.38	—	
		K <sub>V</sub> = 90 ppm/V 12 kHz to 20 MHz (OC-48) 50 kHz to 80 MHz (OC-192)	—	0.43	—	
			—	0.41	—	
Phase Jitter (RMS) <sup>1,2,3</sup> for $F_{OUT}$ of 125 to 500 MHz	$\phi_J$	K <sub>V</sub> = 135 ppm/V 12 kHz to 20 MHz (OC-48) 50 kHz to 80 MHz (OC-192)	—	0.52	—	ps
			—	0.46	—	
		K <sub>V</sub> = 180 ppm/V 12 kHz to 20 MHz (OC-48) 50 kHz to 80 MHz (OC-192)	—	0.64	—	
			—	0.52	—	
Notes:		K <sub>V</sub> = 45 ppm/V 12 kHz to 20 MHz (OC-48) 50 kHz to 80 MHz (OC-192)	—	0.42	—	ps
			—	0.58	—	
		K <sub>V</sub> = 90 ppm/V 12 kHz to 20 MHz (OC-48) 50 kHz to 80 MHz (OC-192)	—	0.48	—	
			—	0.60	—	
Notes:		K <sub>V</sub> = 135 ppm/V 12 kHz to 20 MHz (OC-48) 50 kHz to 80 MHz (OC-192)	—	0.57	—	ps
			—	0.64	—	
		K <sub>V</sub> = 180 ppm/V 12 kHz to 20 MHz (OC-48) 50 kHz to 80 MHz (OC-192)	—	0.67	—	
			—	0.68	—	

**Table 6. CLK $\pm$  Output Period Jitter**

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Period Jitter* for $F_{OUT} \leq 160$ MHz	$J_{PER}$	RMS	—	2	—	ps
		Peak-to-Peak	—	14	—	

\*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles.

**Table 7. CLK $\pm$  Output Phase Noise (Typical)**

Configuration	$f_C$ $K_V$ Output	74.25 MHz 45 ppm/V CMOS	300 MHz 90 ppm/V LVPECL	622.08 MHz 45 ppm/V LVPECL	Units
Offset Frequency (f)	$\mathcal{L}(f)$				dBc/Hz
	100 Hz	-94	-74	-77	
	1 kHz	-117	-98	-101	
	10 kHz	-128	-112	-114	
	100 kHz	-135	-122	-118	
	1 MHz	-138	-134	-128	
	10 MHz	-143	-144	-144	
	100 MHz	n/a	-147	-147	

**Table 8. Absolute Maximum Ratings**

Parameter	Symbol	Rating	Units
Supply Voltage	V <sub>DD</sub>	-0.5 to +3.8	Volts
Input Voltage (any input pin)	V <sub>I</sub>	-0.5 to V <sub>DD</sub> + 0.3	Volts
Storage Temperature	T <sub>S</sub>	-55 to +125	°C
ESD Sensitivity (HBM, per JESD22-A114)	ESD	>2500	Volts
Soldering Temperature (Pb-free profile) <sup>2</sup>	T <sub>PEAK</sub>	260	°C
Soldering Temperature Time @ T <sub>PEAK</sub> (Pb-free profile) <sup>2</sup>	t <sub>P</sub>	10	seconds

**Notes:**


1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions.
2. Refer to Si5xx Packaging FAQ available for download from [www.silabs.com/VCXO](http://www.silabs.com/VCXO) for further information, including soldering profiles.

**Table 9. Environmental Compliance**

The Si552 meets the following qualification test requirements.

Parameter	Conditions/ Test Method
Mechanical Shock	MIL-STD-883F, Method 2002.3 B
Mechanical Vibration	MIL-STD-883F, Method 2007.3 A
Solderability	MIL-STD-883F, Method 203.8
Gross & Fine Leak	MIL-STD-883F, Method 1014.7
Resistance to Solvents	MIL-STD-883F, Method 2016

## 2. Pin Descriptions




**Table 10. Si552 Pin Descriptions**

Pin	Name	Type	Function
1	$V_C$	Analog Input	Control Voltage
2	FS*	Input	Frequency Select: 0 = first frequency selected 1 = second frequency selected
3	GND	Ground	Electrical and Case Ground
4	CLK+	Output	Oscillator Output
5	CLK- (N/A for CMOS)	Output	Complementary Output (N/C for CMOS)
6	$V_{DD}$	Power	Power Supply Voltage

\*Note: FS includes a 17 kΩ pullup resistor to  $V_{DD}$ . Consult 3.“Ordering Information” for details on frequency value ordering.


## 3. Ordering Information

The Si552 was designed to support a variety of options including frequency, temperature stability, tuning slope, output format, and V<sub>DD</sub>. Specific device configurations are programmed into the Si552 at time of shipment. Configurations are specified using the Part Number Configuration chart shown below. Silicon Labs provides a web browser-based part number configuration utility to simplify this process. Refer to [www.silabs.com/VCXOPartNumber](http://www.silabs.com/VCXOPartNumber) to access this tool and for further ordering instructions. The Si552 VCXO series is supplied in an industry-standard, RoHS compliant, lead-free, 6-pad, 5 x 7 mm package. Tape and reel packaging is an ordering option.



## 4. Outline Diagram and Suggested Pad Layout

Figure 1 illustrates the package details for the Si552. Table 11 lists the values for the dimensions shown in the illustration.



**Figure 1. Si552 Outline Diagram**

**Table 11. Package Diagram Dimensions (mm)**

Dimension	Min	Nom	Max
A	1.45	1.65	1.85
b	1.2	1.4	1.6
c	0.60 TYP		
D	7.00 BSC		
D1	6.10	6.2	6.30
e	2.54 BSC		
E	5.00 BSC		
E1	4.30	4.40	4.50
L	1.07	1.27	1.47
S	1.815 BSC		
R	0.7 REF		
aaa	—	—	0.15
bbb	—	—	0.15
ccc	—	—	0.10
ddd	—	—	0.10

## 5. 6-Pin PCB Land Pattern

Figure 2 illustrates the 6-pin PCB land pattern for the Si552. Table 12 lists the values for the dimensions shown in the illustration.




Figure 2. Si552 PCB Land Pattern

Table 12. PCB Land Pattern Dimensions (mm)

Dimension	Min	Max
D2	5.08 REF	—
e	2.54 BSC	—
E2	4.15 REF	—
GD	0.84	—
GE	2.00	—
VD	8.20 REF	—
VE	7.30 REF	—
X	1.70 TYP	—
Y	2.15 REF	—
ZD	—	6.78
ZE	—	6.30

**Notes:**

1. Dimensioning and tolerancing per the ANSI Y14.5M-1994 specification.
2. Land pattern design based on IPC-7351 guidelines.
3. All dimensions shown are at maximum material condition (MMC).
4. Controlling dimension is in millimeters (mm).

## DOCUMENT CHANGE LIST

### Revision 0.2 to Revision 0.3

- Updated 1. "Electrical Specifications" on page 2.
  - Updated ordering and format of Table 1 through Table 9.
  - Updated LVDS and CML in Table 4, "CLK $\pm$  Output Levels and Symmetry," on page 3.
  - Updated RMS jitter values in Table 5, "CLK $\pm$  Output Phase Jitter," on page 4.
  - Added Typical Phase Noise performance data in Table 5, "CLK $\pm$  Output Phase Jitter," on page 4.
  - Added Table 7, "CLK $\pm$  Output Phase Noise (Typical)," on page 5.
- Updated 3. "Ordering Information" on page 8.
  - Removed ordering option E at  $V_{DD} = 2.5$  V in table for the 2nd Option Code.
  - Typical APRs replaced with minimum APR values.
  - New 135 ppm/V  $K_V$  option included.
- Added specification for Settling Time After FS Change in Table 3, "CLK $\pm$  Output Frequency Characteristics," on page 3.

## CONTACT INFORMATION

### Silicon Laboratories Inc.

4635 Boston Lane  
Austin, TX 78735  
Tel: 1+(512) 416-8500  
Fax: 1+(512) 416-9669  
Toll Free: 1+(877) 444-3032  
Email: VCXOinfo@silabs.com  
Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc.  
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.