


# SiWG917 SoC Single Chip Wi-Fi® and Bluetooth® LE Wireless Secure MCU Solutions

Silicon Labs SiWG917 SoC is our lowest power Wi-Fi 6 plus Bluetooth LE 5.4 SoC, ideal for ultra-low power IoT wireless devices using Wi-Fi®, Bluetooth, Matter, and IP networking for secure cloud connectivity. It is optimal for developing battery operated devices that need long battery life. SiWG917 SoC includes an ultra-low power Wi-Fi 6 plus Bluetooth Low Energy (LE) 5.4 wireless CPU subsystem, and an integrated micro-controller (MCU) application subsystem, security, peripherals and power management subsystem all in a single 7x7 mm QFN package. The wireless subsystem consists of a multi-threaded processor (ThreadArch®) running up to 160 MHz, baseband digital signal processing, analog front end, 2.4 GHz RF transceiver and integrated power amplifier. The application subsystem consists of an ARM® Cortex®-M4 running up to 180 MHz, embedded SRAM, FLASH, ultra-low power sensor hub and AI/ML accelerator. The ARM® Cortex®-M4 is dedicated for peripheral and application-related processing, while the ThreadArch® runs the wireless and networking stacks on independent threads, thus providing a fully integrated solution that is ready for a wide range of embedded wireless IoT applications.

SiWG917 applications include:

- Smart Home
- Security Cameras
- HVAC
- Smart Sensors
- Smart Appliances
- Health and Fitness
- Pet Trackers
- Smart Cities
- Smart Meters
- Industrial Wearables
- Smart Buildings
- Asset Tracking
- Smart hospitals



## KEY FEATURES

- Wi-Fi 6 Single Band 2.4 GHz 20 MHz 1x1 stream IEEE 802.11 b/g/n/ax
- Bluetooth LE 5.4
- Single chip Matter Over Wi-Fi Solution
- ARM® Cortex® M4 Processor with FPU subsystem up to 180 MHz with rich set of Digital and Analog Peripherals.
- Wi-Fi 6 Benefits: TWT for improved efficiency and longer battery life, MU-MIMO/OFDMA for Higher Throughput, network capacity and low latency
- Best in Class Device and Wireless Security
- WLAN Tx power up to +20 dBm with integrated PA
- Bluetooth LE Tx power up to +19.5 dBm with integrated PA
- WLAN Rx sensitivity as low as -97.5 dBm
- Wi-Fi Standby Associated mode current: 55 µA @ 1-second listen interval
- Embedded Flash option up to 8 MB/ optional external Flash up to 16 MB
- Embedded PSRAM option up to 8 MB/ optional external PSRAM option up to 16 MB
- Ultra-low power sensor hub peripherals
- AI/ML Hardware Accelerator (MVP)
- Embedded Wi-Fi, Bluetooth LE, Matter, and networking stacks supporting wireless coexistence
- Three software-configurable MCU application memory options for sharing the RAM between the wireless, system, and application (192/256/320 kB)
- Operating temperature: -40 °C to +85 °C
- Wide operating supply range: 1.71 V to 3.63 V

## 1. Feature List

- **Microcontroller**
  - ARM® Cortex® M4 core with up to 180 MHz, 225 DMIPS performance
  - Integrated FPU (Floating Point Unit), MPU (Memory Protection Unit), and NVIC (Nested Vectored Interrupt Controller).
  - SWD (Serial Wire Debug) and JTAG (Joint Test Action Group) debug options
  - Internal and external oscillators with Phase Locked Loops (PLLs)
  - IAP (In-Flash Application Programming), ISP (In-System Programming), and OTA (Over-the-Air) Wireless Firmware Upgrade
  - Power-On Reset (POR), Brown-Out and Black-out Detect (BOD) with separate thresholds
  - M4 has 2 dedicated QSPI (Quad Serial Peripheral Interface) controllers for PSRAM (Pseudo Static Random Access Memory) and Flash.
- **Hardware Accelerator**
  - Matrix vector processor for Accelerating AI/ML (Artificial Intelligence / Machine Learning)
  - Delivers faster Machine Learning (ML) inference with lower power consumption than a non-accelerated MCU
  - Accelerates Real and Complex Matrix and Vector operations, providing manifold computing efficiency
- **Memory**
  - Embedded SRAM (Static Random Access Memory) up to 672 kB total for Application and Wireless Processor
  - On-chip SRAM of 192 K/256 K/320 Kbytes for M4 Application Processor based on the memory configuration
  - Support for Flash up to 8 MB (in-package), or Optional External Flash up to 16 MB.
  - Support for PSRAM option up to 8 MB (in-package), Optional External PSRAM up to 16 MB
- **Digital Peripherals**
  - Secure Digital Input Output (SDIO) 2.0 secondary
  - 1x Universal Synchronous/Asynchronous Receiver Transmitter (USART)
  - 2x Universal Asynchronous Receiver Transmitter (UART)
  - 4x Serial Peripheral Interface (SPI)
  - 3x Inter-Integrated Circuit (I2C)
  - 2x Inter-IC Sound Bus (I2S)
  - Serial Input Output (SIO)
  - Pulse Width Modulation (PWM)
  - Quadrature Encoder Interface (QEI)
  - Timers: 4x 16/32-bit, 1x 24-bit, Watchdog Timer (WDT), Real Time Counter (RTC)
  - Up to 45 General Purpose Input Outputs (GPIOs) with GPIO multiplexer
- **Analog Peripherals**
  - 12-bit 16-ch, 5 Mbps Analog to Digital Converter (ADC)
  - 10-bit Digital to Analog Converter (DAC)
  - 3x Op-amps
- **Security**
  - Secure Boot
  - Secure firmware upgrade through boot-loader, Secure OTA.
  - Secure Key storage and HW device identity with PUF
  - Secure Zone
  - Secure XIP (Execution in place) from flash/ PSRAM
  - Secure Attestation
  - Hardware Accelerators: Advanced Encryption Standard (AES) 128/256/192, Secure Hash Algorithm (SHA) 256/384/512, Hash Message Authentication Code (HMAC), Random Number Generator (RNG), Cyclic Redundancy Check (CRC), SHA3, AES-Galois Counter Mode (GCM)/ Cipher based Message Authentication Code (CMAC), ChaCha-poly, True Random Number Generator (TRNG)
  - Software Accelerators: RSA, ECC
  - Programmable Secure Hardware Write protect for Flash sectors
  - Anti Rollback
  - Secure Debug
- **Wi-Fi**
  - Compliant to single-spatial stream IEEE 802.11 b/g/n/ax with single band (2.4 GHz) support
  - Support for 20 MHz channel bandwidth for 802.11n and 802.11ax.
  - Operating Modes: Wi-Fi 4 STA, Wi-Fi 6 (802.11ax) STA, Wi-Fi 4 AP, Enterprise STA, Wi-Fi 6 STA + Wi-Fi 4 AP, Wi-Fi + BLE
  - Wi-Fi 6 Features: Individual Target wake-up time (iTWT), Broadcast TWT (bTWT)<sup>1</sup>, Intra PPDU power save<sup>1</sup>, SU extended range (ER), DCM (Dual Carrier Modulation), DL MU-MIMO, DL/UL OFDMA, MBSSID, BFRP, Spatial Re-use<sup>1</sup>, BSS Coloring, and NDP feedback up to 4 antennas
  - Transmit power up to +20 dBm with integrated PA
  - Receive sensitivity as low as -97.5 dBm
  - Data Rates: 802.11b: 1, 2, 5.5, 11; 802.11g: 6, 9, 12, 18, 24, 36, 48, 54Mbps; 802.11n: MCS0 to MCS7; 802.11ax: MCS0 to MCS7
  - Operating Frequency Range: 2412 MHz – 2484 MHz
  - PTA Coexistence with Zigbee/Thread/Bluetooth
- **Bluetooth**
  - Transmit power up to +20 dBm with integrated PA
  - Receive sensitivity — LE: -95 dBm, LR 125 Kbps: -106 dBm
  - Operating Frequency Range — 2.402 GHz - 2.480 GHz
  - Support LE (1 Mbps & 2 Mbps) and LR (125 Kbps & 500 Kbps) rates
  - Advertising extensions
  - Data length extensions

- **Analog Peripherals (cont.)**
  - 2x Comparators
  - InfraRed (IR) detector and Temperature Sensor
  - 8 capacitive touch sensor inputs<sup>2</sup>
- **Embedded Bluetooth Stack**
  - Support GAP profile
  - Support GATT profile
  - Support SMP
  - Support LE L2CAP
- **WiSeConnect SDK Features**
  - Simplified and Unified DX for Wi-Fi API and Platform APIs
  - Simplifies application development and presents clean and standardized APIs
  - UC (Universal Configurator)<sup>1</sup> enables componentization, simplifying configuration of peripherals and examples
  - BSD and ARM IoT-compliant socket API
  - Available through Simplicity Studio and Github
- **Intelligent Power Management**
  - Power optimizations leveraging multiple power domains and partitioned sub systems
  - Many system-, component-, and circuit-level innovations and optimizations
  - Different Power Modes and Power States
  - Dynamic Voltage & Frequency Scaling (DVFS)
  - Dynamic Gear Shifting (switches from one power state to another based on processing requirements)
  - Deep sleep mode with only timer active – with and without RAM retention
- **Ultra Low Power Sensor Hub System**
  - Extends battery life and recharging interval for IoT Sensors
  - SensorHub with an easy-to-use configuration wizard, decouples software from peripheral and sensor drivers
- **MCU Sub-System Power Consumption**
  - Active current as low as 32  $\mu$ A/MHz @ 20 MHz in low-power mode
  - Active current as low as 50  $\mu$ A/MHz @ 180 Mhz in high performance mode
  - Deep sleep mode current: ~2.5  $\mu$ A
  - Dynamic voltage & frequency scaling
  - Deep sleep mode with only timer active – with and without RAM retention
- **Wireless Sub-System Power Consumption**
  - Wi-Fi 4 standby associated mode current: 55  $\mu$ A @ 1-second beacon listen interval
  - Wi-Fi 1 Mbps Listen current: 13 mA
  - Wi-Fi LP chain Rx current: 18 mA
  - Deep sleep current ~ 2.5  $\mu$ A, standby current (352 K RAM retention) ~ 10  $\mu$ A
- **Operating Conditions**
  - Wide operating supply range: 1.71 V to 3.63 V
  - Operating temperature: -40 °C to +85 °C
- **Bluetooth (cont.)**
  - LL privacy
  - LE dual role
  - BLE acceptlist
  - BLE 2 peripheral & 2 central connections or 1 central & 1 peripheral connection, 8 peripheral & 2 central<sup>1</sup>
  - BLE Mesh<sup>1</sup> (4 nodes) for limited switch use case
- **Ultra Low Power (ULP) Peripherals**
  - RTC
  - BOD
  - ULP I2C
  - ULP I2S
  - ULP UART
  - ULP GPIO
  - ULP Timers
- **RF & Modem Features**
  - Integrated baseband processor with calibration memory
  - Integrated RF transceiver, high-power amplifier, balun and T/R switch
- **Embedded Wi-Fi Stack**
  - Support for Embedded Wi-Fi STA mode, Wi-Fi access point mode, and concurrent (AP+STA) mode
  - Supports advanced Wi-Fi security features: WPA personal, WPA2 personal, WPA3 personal, WPA/WPA2 enterprise in STA mode
  - Networking: Integrated IPv4/IPv6 stack, TCP, UDP, ICMP, ICMPv6, ARP, DHCP Client/Server, DHCPv6 Client, DNS Client, SSL3.0/TLS1.3 Client, SNTP, SNI
  - Applications: HTTP/s Client, HTTP/s Server<sup>1</sup>, MQTT/s Client, AWS Client, Azure Client<sup>1</sup>
  - Sockets: BSD sockets, IoT sockets
  - Over-the-Air (OTA) wireless firmware update
  - Provisioning using Wi-Fi AP<sup>1</sup> or BLE
- **Software and Regulatory Certifications**
  - Wi-Fi Alliance: Wi-Fi 4<sup>1</sup>, Wi-Fi 6<sup>1</sup>
  - Matter Certification<sup>1</sup>
  - Bluetooth SIG Qualification<sup>1</sup>
  - Regulatory pre-certifications (FCC, IC, RED, UKCA, MIC)<sup>1</sup>
- **Advanced Software Features**
  - Amazon FreeRTOS, Zephyr<sup>1</sup>
  - Amazon AWS Cloud Connectivity, Microsoft Azure Cloud Connectivity<sup>1</sup>
  - SensorHub
  - SoC communication to external host via Co-Processor Communication (CPC) - Supported host interfaces are SDIO/UART
  - Dual-Host<sup>1</sup>: Support both embedded TCP-IP and TCP-IP by-pass simultaneously

- **Development Kit**

- SoC Pro-Kit for SoC Mode: SiWx917-PK6031A Pro Kit. This includes radio board SiWx917-4338A+ Pro Kit Main board (Si-MB4002A)
- SoC Pro-Kit for SoC Mode: SiWx917-PK6032A Pro Kit. This includes radio board SiWx917-4342A+ Pro Kit Main board (Si-MB4002A)

- **Development Environment**

- Simplicity Studio™ IDE and Debugger Integration
- Advanced energy measurement for ultra-low power
- Sample examples for Wireless, MCU peripherals, Matter, Cloud Connectivity.
- Manufacturing Tools Framework support through Simplicity Commander. This enables provision of MBR programming, security key management, and calibration support for crystal and gain offsets.

**Note:**

1. For information about software roadmap features and additional certification information, contact Silicon Labs for availability and timeline.
2. For a detailed list of software features and available profiles, refer to the Software Reference Manuals or contact Silicon Labs for availability.

## 2. Ordering Information




Figure 2.1. Ordering Guide

Table 2.1. OPN Decoder

| Field           | Options  |
|-----------------|--|
| Device Type     | <b>T</b> : RCP (Transceiver)<br><b>N</b> : NCP<br><b>G</b> : SoC   |
| Product Family  | <b>7</b> : Ultra-low power   |
| Package Type    | <b>M</b> : QFN   |
| Ultra Low Power | <b>0</b> : ULP features disabled<br><b>1</b> : ULP Features enabled  |
| PSRAM           | <b>0</b> : No PSRAM Support<br><b>1</b> : External PSRAM<br><b>2</b> : 2 MB In-package PSRAM<br><b>4</b> : 8 MB In-package PSRAM |
| AI/ML           | <b>0</b> : AI/ML features disabled<br><b>1</b> : AI/ML Features enabled  |

| Field       | Options  |
|-------------|--|
| Flash Size  | <b>X:</b> No Flash<br><b>L:</b> 4 MB In-package Flash<br><b>M:</b> 8 MB In-package Flash |
| Temperature | <b>G:</b> -40°C to 85°C<br><b>N:</b> -40°C to 105°C                                      |
| IC/Module   | <b>T:</b> IC Package   |
| HW Revision | <b>B:</b> Revision B   |
| FW Revision | <b>A:</b> Revision A   |

**Table 2.2. List of OPNs**

| Part Number      | Common Features  | PSRAM                      | AI/ML    | Flash Size                 | Temperature  |
|------------------|--|----------------------------|----------|----------------------------|--------------|
| SiWG917M111XGTBA | Wi-Fi 6, BLE Ultra low power SoC IC, 7x7 QFN, Integrated 2.4 GHz Radio | External PSRAM             | Enabled  | No Flash                   | -40 to 85 °C |
| SiWG917M110LGTBA |  | External PSRAM             | Disabled | 4MB In-pack-<br>age Flash  | -40 to 85 °C |
| SiWG917M100MGTBA |  | No PSRAM support           | Disabled | 8 MB In-pack-<br>age Flash | -40 to 85 °C |
| SiWG917M111MGTBA |  | External PSRAM             | Enabled  | 8 MB In-pack-<br>age Flash | -40 to 85 °C |
| SiWG917M121XGTBA |  | 2 MB In-pack-<br>age PSRAM | Enabled  | No Flash                   | -40 to 85 °C |
| SiWG917M141XGTBA |  | 8 MB In-pack-<br>age PSRAM | Enabled  | No Flash                   | -40 to 85 °C |

# Table of Contents

|   |           |
|---|-----------|
| <b>1. Feature List</b>                            | <b>2</b>  |
| <b>2. Ordering Information</b>                    | <b>5</b>  |
| <b>3. Applications</b>                            | <b>10</b> |
| <b>4. Block Diagrams</b>                          | <b>11</b> |
| <b>5. System Overview</b>                         | <b>13</b> |
| 5.1 Introduction                                  | 13        |
| 5.2 ARM Cortex M4                                 | 13        |
| 5.2.1 Memory Architecture                         | 15        |
| 5.3 Advanced Peripheral Bus (APB)                 | 16        |
| 5.4 Interconnect                                  | 17        |
| 5.5 Power Architecture                            | 20        |
| 5.5.1 Highlights                                  | 20        |
| 5.5.2 Power Domains                               | 21        |
| 5.5.3 Voltage Domains                             | 24        |
| 5.5.4 Power States                                | 25        |
| 5.5.5 Memory Retention in Sleep / Shutdown States | 28        |
| 5.5.6 Wakeup Sources                              | 29        |
| 5.5.7 System Power Supply Configurations          | 30        |
| 5.5.8 Power Management                            | 30        |
| 5.6 Digital and Analog Peripherals and Interfaces | 30        |
| 5.6.1 Digital Peripherals and Interfaces          | 31        |
| 5.6.2 Analog Peripherals and Interfaces           | 51        |
| 5.7 Bootloader                                    | 54        |
| 5.8 Security                                      | 54        |
| 5.8.1 Security Features                           | 54        |
| 5.8.2 Secure Bootup                               | 55        |
| 5.8.3 Secure XiP                                  | 55        |
| 5.8.4 Secure Firmware Upgrade                     | 55        |
| 5.8.5 Secure Zone                                 | 55        |
| 5.8.6 In-System Programming (ISP)                 | 56        |
| 5.8.7 Secure Debug                                | 56        |
| 5.9 Debug Support                                 | 56        |
| 5.10 WLAN   | 56        |
| 5.10.1 MAC  | 56        |
| 5.10.2 Baseband Processing                        | 56        |
| 5.11 Bluetooth                                    | 57        |
| 5.11.1 MAC  | 57        |
| 5.11.2 Baseband Processing                        | 57        |
| 5.12 RF Transceiver                               | 58        |
| 5.12.1 Receiver and Transmitter Operating Modes   | 58        |

|           |   |             |
|-----------|---|-------------|
| 5.13      | Embedded Wi-Fi Software.                            | .58         |
| 5.13.1    | Security  | .58         |
| 5.14      | Low Power Modes                                     | .58         |
| 5.14.1    | ULP Mode  | .59         |
| 5.15      | Wireless Subsystem Memory                           | .59         |
| 5.15.1    | On-Chip Memory                                      | .59         |
| 5.16      | Pad Configuration                                   | .60         |
| 5.17      | Interrupts  | .60         |
| <b>6.</b> | <b>Pinout and Pin Description</b>                   | <b>.61</b>  |
| 6.1       | Pin Diagram   | .61         |
| 6.2       | Pin Description                                     | .62         |
| 6.2.1     | RF and Control Interfaces                           | .62         |
| 6.2.2     | Power and Ground Pins                               | .63         |
| 6.2.3     | Peripheral Interfaces                               | .64         |
| 6.2.4     | Miscellaneous Pins                                  | .69         |
| 6.3       | GPIO Pin Multiplexing                               | .70         |
| 6.3.1     | SoC GPIOs   | .71         |
| 6.3.2     | ULP GPIOs   | .77         |
| 6.3.3     | UULP VBAT GPIOs                                     | .81         |
| 6.3.4     | Analog Functions                                    | .83         |
| 6.3.5     | Digital Functions                                   | .84         |
| 6.4       | Valid GPIO Sets for Peripherals                     | .90         |
| 6.5       | Functional Description                              | .96         |
| 6.5.1     | Digital Functions                                   | .96         |
| 6.5.2     | Analog Functions                                    | .99         |
| <b>7.</b> | <b>Electrical Specifications</b>                    | <b>.100</b> |
| 7.1       | Absolute Maximum Ratings                            | .100        |
| 7.2       | Recommended Operating Conditions                    | .101        |
| 7.3       | DC Characteristics                                  | .101        |
| 7.3.1     | Reset Pin   | .101        |
| 7.3.2     | Power On Control (POC) and Reset                    | .102        |
| 7.3.3     | Blackout Monitor                                    | .103        |
| 7.3.4     | Nano Power Comparator and Brown Out Detection (BOD) | .103        |
| 7.3.5     | ULP Regulator                                       | .104        |
| 7.3.6     | SoC Power Management Unit                           | .105        |
| 7.3.7     | Thermal Characteristics                             | .106        |
| 7.3.8     | Digital Input Output Signals                        | .107        |
| 7.4       | AC Characteristics                                  | .107        |
| 7.4.1     | Clock Specifications                                | .107        |
| 7.4.2     | SDIO 2.0 Secondary                                  | .110        |
| 7.4.3     | SPI Secondary                                       | .112        |
| 7.4.4     | UART  | .114        |
| 7.4.5     | GPIO Pins   | .114        |



|            |   |            |
|------------|---|------------|
| 7.4.6      | Flash Memory  | 114        |
| 7.4.7      | QSPI  | 115        |
| 7.4.8      | PSRAM   | 117        |
| 7.4.9      | I2C   | 119        |
| 7.4.10     | I2S/PCM Primary and Secondary   | 121        |
| 7.4.11     | ULP I2S/PCM Primary and Secondary   | 123        |
| 7.4.12     | SSI Primary/Secondary   | 125        |
| 7.4.13     | ULP SSI Primary   | 127        |
| 7.4.14     | SGPIO/MC-PWM/QEI/SCT Timer/SIO Interfaces                                 | 127        |
| 7.4.15     | USART   | 128        |
| 7.4.16     | GSPI Primary  | 128        |
| 7.4.17     | Cortex-M4 JTAG  | 129        |
| 7.4.18     | Cortex-M4 Trace   | 130        |
| 7.5        | Analog Peripherals  | 130        |
| 7.5.1      | Analog Comparators  | 131        |
| 7.5.2      | Auxiliary (AUX) LDO   | 132        |
| 7.5.3      | Analog to Digital Converter   | 133        |
| 7.5.4      | Digital to Analog Converter   | 134        |
| 7.5.5      | Op-Amp  | 135        |
| 7.5.6      | Temperature Sensor  | 137        |
| 7.6        | RF Characteristics  | 137        |
| 7.6.1      | WLAN 2.4 GHz Transmitter Characteristics                                  | 138        |
| 7.6.2      | WLAN 2.4 GHz Receiver Characteristics on High-Performance (HP) RF Chain   | 139        |
| 7.6.3      | WLAN 2.4 GHz Receiver Characteristics on Low-Power (LP) RF Chain          | 142        |
| 7.6.4      | Bluetooth Transmitter - Characteristics on High-Performance (HP) RF Chain | 143        |
| 7.6.5      | Bluetooth Transmitter Characteristics on Low-Power (LP) 8 dBm RF Chain    | 144        |
| 7.6.6      | Bluetooth Transmitter Characteristics on Low-Power (LP) 0 dBm RF Chain    | 144        |
| 7.6.7      | Bluetooth Receiver Characteristics on High-Performance (HP) RF Chain      | 145        |
| 7.6.8      | Bluetooth Receiver Characteristics on Low-Power (LP) RF Chain             | 146        |
| 7.7        | Typical Current Consumption   | 147        |
| 7.7.1      | 3.3 V   | 147        |
| <b>8.</b>  | <b>Reference Schematics, BOM and Layout Guidelines</b>                    | <b>150</b> |
| 8.1        | SiWN917 QFN   | 150        |
| 8.1.1      | Schematics  | 150        |
| 8.1.2      | BOM   | 153        |
| 8.2        | Layout Guidelines for QFN   | 157        |
| 8.3        | Calibration Requirements  | 158        |
| <b>9.</b>  | <b>Package Specifications</b>   | <b>159</b> |
| 9.1        | Package Outline   | 159        |
| 9.2        | PCB Land Pattern  | 162        |
| 9.3        | Top Marking   | 164        |
| <b>10.</b> | <b>SiWG917 Documentation and Support</b>                                  | <b>165</b> |
| <b>11.</b> | <b>Revision History</b>   | <b>166</b> |

### 3. Applications

#### Smart Home

Smart Locks, Motion/Entrance Sensors, Water Leak sensors, Smart plugs/switches, Light Emitting Diode (LED) lights, Door-bell cameras, Washers/Dryers, Refrigerators, Thermostats, Consumer Security cameras, Voice Assistants, etc.

#### Other Consumer Applications

Toys, Anti-theft tags, Smart dispensers, Weighing scales, Fitness Monitors, Smart Glasses, Blood pressure monitors, Blood sugar monitors, Portable cameras, etc.

#### Other Applications (Medical, Industrial, Retail, Agricultural, Smart City, etc.)

Healthcare Tags, Industrial Wearables, Infusion pumps, Sensors/actuators in Manufacturing, Electronic Shelf labels, Agricultural sensors, Product tracking tags, Smart Meters, Parking sensors, Street LED lighting, Automotive After-market, Security Cameras, etc.

## 4. Block Diagrams

Figure 4.1. SiWG917 Hardware Block Diagram




Figure 4.2. System Block Diagram

**Note:** Standby state is where MCU is operating in PS2 state. Please refer to Power states section for more information.




Figure 4.3. SiWG917 SoC Software Architecture

## 5. System Overview

### 5.1 Introduction

The SiWx91x SOC includes two processors: An ARM Cortex-M4 running up to 180 MHz and a Silicon Labs' ThreadArch® (TA) 4-Threaded processor running up to 160 MHz. The Cortex-M4 is dedicated for peripheral and application related processing, whereas all the networking and wireless stacks run on independent threads of the ThreadArch®. In addition, in adherence to the Secure Execution Environment architecture, the ThreadArch® subsystem also acts as the secure processing domain and takes care of secure boot, secure firmware update, and provides access to security accelerators and secure peripherals through pre-defined APIs. The bus matrices of a Cortex-M4 and ThreadArch® are separate and asynchronous. Though the two processors are present in a single chip, it is ensured that the ThreadArch®-based Networking, Security, and Wireless subsystem is completely separated from the ARM Cortex-M4 based application subsystem. Thus, these two processors have separate power, clocks/PLLs, bus-matrices, and memory. This provides two key advantages: programming, operating and power-state independence between the two processors and enhanced security by restricting access to the ThreadArch® subsystem.

### 5.2 ARM Cortex M4

The ARM Cortex-M4 is the main application processor in the SiWx91x SOC. It is a high-performance 32-bit processor designed by ARM for the microcontroller market. It is built on a high-performance processor core, with a 3-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The M4 processor delivers exceptional power efficiency through an efficient instruction set and extensively optimized design, providing high-end processing hardware including IEEE754-compliant single-precision floating-point computation, a range of single-cycle and Single Instruction Multiple Data (SIMD) multiplication and multiply-with-accumulate capabilities, saturating arithmetic and dedicated hardware division. The Cortex M4 microcontroller integrated into SiWx91x supports the following features:

- MPU (Memory Protection Unit) with 8 memory regions, FPU (Floating Point Unit), and NVIC (Nested Vectored Interrupt Controller) with 64 levels of interrupt priority
- Debug port with both JTAG as well as Serial Wire Debug (SWD) interface; comprehensive debug functionality including data matching for a watch-point generation
- To provide optimal power vs performance tradeoff, unique gear-shifting is available for the Cortex-M4 that enables optimal power consumption based on the required performance. The available power-states are Power State 4 (PS4 at 1.15 V): max 180 MHz, Power State 3 (PS3 at 1.05 V): max 90 MHz, Power State 2 (PS2 at 0.75 V): max 20 MHz. More details are provided in Section [5.5.4 Power States](#) .
- Architectural clock gates are included to minimize dynamic power dissipation.
- The ThreadArch® and Cortex-M4 communicate through thread to thread interrupting and memory.
- On-chip M4 SRAM of 192 K/256 K/320 Kbytes based on the SiWx91x chip configuration
- 8 Kbytes is present in the ultra-low-power (ULP) peripheral subsystem. This memory is present on the S-bus of the Cortex-M4 and is primarily used by the ULP MCU peripherals like ULP I2S, etc.
- 64 Kbytes of ROM which hold the Cortex-M4 peripheral drivers
- 16 Kbytes of instruction cache enabling eExecute In Place (XIP) with external quad/octal SPI Single Data Rate (SDR) flashes
- Based on the SiWx91x package configuration, up to 8MBytes of in-package Quad Serial Peripheral Interface (QSPI) flash is available for the Cortex-M4. This flash can be shared with TA in common flash mode.
- eFuse of 32 bytes (available for customer applications)
- 225 Dhrystone million instructions per second (DMIPS) performance

The Cortex-M4 core includes the following core peripherals:

### Nested Vectored Interrupt Controller

The NVIC is an embedded interrupt controller that supports low latency interrupt processing.

### Memory Protection Unit

The memory protection unit (MPU) improves system reliability by defining the memory attributes for different memory regions. It provides up to eight different regions and an optional predefined background region. It provides fine-grain memory control, enabling applications to utilize multiple privilege levels, separating and protecting code, data, and stack on a task-by-task basis. Such requirements are becoming critical in many embedded applications such as automotive.

The memory map and the programming of the MPU split the memory map into regions. Each region has a defined memory type, and some regions have additional memory attributes. The memory type and attributes determine the behavior of accesses to the region.

The memory types are:

- **Normal:** The M4 processor can re-order transactions for efficiency, or perform speculative reads.
- **Device:** The M4 processor preserves transaction order relative to other transactions to device or strongly-ordered memory.
- **Strongly-ordered:** The M4 processor preserves transaction order relative to all other transactions. The different ordering requirements for device and strongly-ordered memory mean that the memory system can buffer a write to device memory, but must not buffer a write to strongly-ordered memory.

The additional memory attributes include:

- **Shareable:** For a shareable memory region, the memory system provides data synchronization between bus primaries in a system with multiple bus primaries, for example, a M4 processor with a Direct Memory Access (DMA) controller. Strongly-ordered memory is always shareable. If multiple bus primaries can access a non-shareable memory region, the software must ensure data coherency between the bus primaries.
- **Execute Never (XN):** Means the M4 processor prevents instruction accesses. A fault exception is generated only on execution of an instruction executed from an XN region.

### Floating-Point Unit

The Floating-point unit (FPU) provides IEEE754-compliant operations on single-precision, 32-bit, floating-point values. It supports addition, subtraction, multiplication, division and square root.

## 5.2.1 Memory Architecture

There are on chip Read Only Memory (ROM), Random Access Memory (RAM) and off chip FLASH connectivity. Sizes of ROM/RAM/FLASH will vary depending on the chip configuration.

Highlights:

- Unified memory architecture - software can partition the memory between code and data usage
- Multiport - RAMs support multi port access - allowing simultaneous access from different primaries (I, D, DMAs) to non overlapping regions without any cycle penalty
- ROM/RAMs are tightly coupled to the M4 processor I/D buses to reduce the latency and power
- Supports memory protection - generates trap if unintended primary accesses the memory

The Cortex-M4 processor has following memory:

- On-chip M4 SRAM of 192K/256K/320Kbytes based on the chip configuration
- 8Kbytes is present in the Ultra-low-power(ULP) peripheral subsystem. This memory is present on the S-bus of the Cortex-M4 and is primarily used by the ULP MCU peripherals like ULP I2S, ADC, DAC etc.
- 64Kbytes of ROM which holds the M4 peripheral drivers and bootloader.
- 16Kbytes of Instruction cache (I cache) enabling eExecute In Place (XIP) with external quad/octal SPI SDR flashes.
- Based on the package configuration up to 8MBytes of "in-package" Quad SPI flash is available for the M4. This flash can be shared with ThreadArch® in common flash mode
- eFuse of 32 bytes (available for customer applications)
- 16Kbytes of Data cache (D cache) enabling data fetching with PSRAM and Instruction cache (I cache) to execute code from PSRAM
- Flash Memory:
  - Based on the package configuration (OPN) up to 8 MB of "in-package" Quad SPI flash is available.
  - In addition, IC can support external flash option
    - IC has the support for 2-flash configuration
      - Common flash: Flash is common for both Cortex M4 and ThreadArch® processor
      - Dual Flash: Separate flash can be used for Cortex M4 and ThreadArch® processor

### 5.2.1.1 Flash Architecture

Details for Flash Architecture are explained in the Flash Memory Section of the the reference manual.

### 5.2.1.2 SRAM Memory Sharing between Cortex M4 and ThreadArch®


A configurable SRAM feature for different processors could reduce the total on-chip memory requirement while addressing the memory requirements for different product modes.

The 91X SoC architecture allows different memory sizes allocated to Cortex and ThreadArch® processor based on chip configuration at bootup time. The allocated memory will run on respective processor clock. Through the efficient hardware design, memory sizes are divided and accessible by multiple processors in a single cycle using tightly coupled interfaces(TCM).

For Cortex M4, on-chip SRAM of 192K/256K/320KB is configurable and ThreadArch® processor has an on-chip SRAM of 672/480/416/352Kbytes. Actual physical memory is 320KB (divided into 3 chunks for memory: 192K+64K+64K) and 352KB for these 2 processors. If ThreadArch® processor requires more than 352KB SRAM and if Cortex M4 processor is not using complete 320K, we have an option to give extra 64KB, 128K or entire 320K.

Memory configuration between MCU and Wireless Sub-system is shown in the [Table 5.12 Possible Memory Configurations between MCU and Wireless Sub-system on page 59](#).

TA and M4 memory architecture is shown in the below diagram: TASS is ThreadArch® processor subsystem and M4SS is Cortex M4 subsystem



### 5.3 Advanced Peripheral Bus (APB)

- The APB is part of the AMBA 3 protocol family.
- It provides a low-cost interface that is optimized for minimal power consumption and reduced interface complexity.
- The APB interfaces to any peripherals that are low-bandwidth and do not require the high performance of a pipelined bus interface.
- The APB has unpipelined protocol.
- All signal transitions are only related to the rising edge of the clock to enable the integration of APB peripherals easily into any design flow.
- Every transfer takes at least two cycles.
- It can be used to provide access to the programmable control registers of peripheral devices.



## 5.4 Interconnect

The following are the buses and bridges that form the interconnect in SiWx917 SOC. MCU refers to the Cortex-M4, and Network Processor (NWP) refers to the ThreadArch® Network Processor.

- High Performance (HP) MCU AHB Interconnect Matrix (ICM)
- MCU AHB-to-APB dual bridge
- MCU AHB-to-ULP MCU synchronous AHB bridge
- ULP MCU AHB ICM
- ULP MCU AHB-to-APB bridge
- MCU AHB - NWP AHB bridge
- High Performance NWP AHB ICM
- NWP AHB-to-APB dual bridge

The High Performance MCU AHB ICM is a multilayer interconnect implementation of the AHB protocol designed for higher performance and higher frequency systems.

## Address Mapping

The following table has the base addresses of memories and high-speed peripherals.

**Table 5.1. MCU AHB Secondary Address Mapping**

|                        | Module Name                 | Size   | Start Address  |
|------------------------|-----------------------------|--------|--|
| <b>Memories</b>        |                             |        |  |
|                        | LP SRAM                     | 320 KB | 0x0000_0000  |
|                        | ROM                         | 64 KB  | 0x0030_0000  |
| <b>AHB Peripherals</b> |                             |        |  |
|                        | QSPI 1 Direct Access Mode   | 32 MB  | 0x0800_0000  |
|                        | QSPI 1 Indirect Access Mode | 256 KB | 0x1200_0000  |
|                        | QSPI 2 Direct Access Mode   | 32 MB  | 0x0A00_0000  |
|                        | QSPI 2 Indirect Access Mode | 256 KB | 0X1204_0000  |
|                        | SDIO/SPI Secondary          | 64 KB  | 0x2020_0000  |
|                        | Icache                      | 64 KB  | 0x2028_0000  |
|                        | GPDMA                       | 512 KB | 0x2108_0000  |
|                        | ULPSS AHB Bridge            | 256 KB | 0x2404_0000  |
|                        | APB Bridge                  | 64 MB  | 0x4400_0000  |
|                        | NWP AHB Bridge              | 512 MB | 0x0010_0000 /<br>0x0040_0000 /<br>0x0060_0000 /<br>0x0400_0000 /<br>0x1000_0000 /<br>0x2010_0000 /<br>0x2040_0000 /<br>0x2100_0000 /<br>0x2200_0000 /<br>0x4000_0000 |
|                        | MVP Secondary               | 256 KB | 0X2400_0000  |

The following table has the base addresses of all low-speed MCU peripherals.

**Table 5.2. MCU APB Peripherals Address Mapping**

| Peripheral                     | Base Address |
|--------------------------------|--------------|
| <b>PERIPHERAL Power Domain</b> |              |
| UART1                          | 0x4400_0000  |
| USART1                         | 0x4400_0100  |
| I2C1                           | 0x4401_0000  |
| SSI_MST                        | 0x4402_0000  |

| Peripheral                                  | Base Address |
|---|--------------|
| UDMA  | 0x4403_0000  |
| DCACHE                                      | 0x4404_0000  |
| SSI_SLV1                                    | 0x4501_0000  |
| UART2                                       | 0x4502_0000  |
| GSPI_1                                      | 0x4503_0000  |
| CONFIG_TIMER                                | 0x4506_0000  |
| CRC   | 0x4508_0000  |
| HWRNG                                       | 0x4509_0000  |
| SIO   | 0x4700_0000  |
| I2C2  | 0x4704_0000  |
| I2S   | 0x4705_0000  |
| QEI   | 0x4706_0000  |
| PWM   | 0x4707_0000  |
| <b>Peripherals part of ALWAYS ON Domain</b> |              |
| VIC   | 0x4611_0000  |
| ROM_PATCH                                   | 0x4612_0200  |
| EGPIO                                       | 0x4613_0000  |
| REG_SPI                                     | 0x4618_0000  |
| PMU   | 0x4600_0000  |
| PAD_CFG                                     | 0x4600_4000  |
| MISC_CFG                                    | 0x4600_8000  |
| EFUSE                                       | 0x4600_C000  |

The following table has the base addresses of all low-speed ULP MCU peripherals.

**Table 5.3. ULP MCU APB Peripherals Address Mapping**

| Peripheral             | Starting Address |
|------------------------|------------------|
| ULP I2C                | 0x2404_0000      |
| ULP I2S                | 0x2404_0400      |
| ULP SSI                | 0x2404_0800      |
| IR                     | 0x2404_0C00      |
| ULP Config             | 0x2404_1400      |
| ULP UART               | 0x2404_1800      |
| ULP TIMER              | 0x2404_2000      |
| Touch Sensor           | 0x2404_2C00      |
| AUX ADC DAC Controller | 0x2404_3800      |
| NPSS_APB               | 0x2404_8000      |

| Peripheral          | Starting Address |
|---------------------|------------------|
| ULP EGPIO           | 0x2404_C000      |
| IPMU Reg Access SPI | 0x2405_0000      |
| ULP Memory          | 0x2406_0000      |
| ULP UDMA            | 0x2407_8000      |

## 5.5 Power Architecture

The Power Control Hardware implements the control sequences for transitioning between different power states (Active/Standby/Sleep/Shutdown) and the power control for different group of peripherals. In addition, wakeup from any of the Standby/Sleep/Shutdown states based on hardware events or peripheral interrupts is supported. The Standby and Shutdown states can be reached from Active mode only through a Wait for Interrupt (WFI) instruction. Wakeup from Standby/Sleep/Shutdown states is through a hardware event or interrupt (Peripheral or External).

### 5.5.1 Highlights

- Two integrated buck switching regulators to enable efficient Dynamic Voltage Scaling across wide operating mode currents.
- High performance and ultra-low-power MCU peripheral subsystems and buses.
- Multiple voltage domains with independent voltage scaling of each domain.
- Fine grained power-gating including peripherals, buses and pads, thereby reducing power consumption when the peripheral/buses/pads are inactive.
- Multiple active states using "gear-shifting" approach based on processing requirements, thereby reducing power consumption for low-power applications.
- Flexible switching between different active states with controls from software.
- Hardware based wakeup from Standby/Sleep/Shutdown states.
- All the peripherals are clock gated by default, thereby reducing the power consumption in inactive state.
- Wakeup times are configurable by software before going into sleep.

### 5.5.2 Power Domains

All the applications, high-speed interfaces, and peripherals are segregated into multiple power domains to achieve lower current consumption when they are inactive. At reset, all the domains are powered ON.

The table below describes the different group of peripherals for which power is controlled through software.

**Table 5.4. List of Power Domains**

| S.No | Section                 | Domain Name   | Functionality of the Power Domain   |
|------|-------------------------|---------------|---|
| 1    | APPLICATIONS            | DEBUG_FPU     | Debug Functionality for Cortex-M4, Floating Point Unit for Cortex-M4  |
|      |                         | ROM           | ROM Core/Interface  |
|      |                         | SRAM          | SRAM Banks  |
| 2    | HIGH SPEED INTER-FACE   | QSPI_ICACHE   | Quad/Octal 1 SPI SDR Flash Interface and ICache for the Cortex-M4 Processor, QSPI2 PSRAM interface, DCACHE  |
| 3    | HP-PERIPHERALS          | PERI_EFUSE    | SPI/Synchronous Serial Interface (SSI) Primary, I2C, USART, Micro-DMA Controller, UART, SPI/SSI Secondary, Generic-SPI Primary, Config Timer, Random-Number Generator, CRC Accelerator, SIO, I2C, I2S Primary/Secondary, QEI, MCPWM and EFUSE for configuration information , MVP |
|      |                         | DMA           | General Purpose DMA Controller  |
|      |                         | SDIO-SPI      | SDIO 2.0 Secondary, SPI Secondary.  |
| 4    | HIGH SPEED FLASH MEMORY | FLASH-LDO     | Low DropOut (LDO)-FL 1.8 for Flash Memory   |
| 5    | HIGH-FREQ-PLL           | PLL-REGISTERS | PLL Programming Registers for High frequency clocks.  |
| 6    | ULP-PERIPHERALS         | DMA           | Micro-DMA Controller  |
|      |                         | IR            | IR Receiver   |
|      |                         | ADC-DAC       | ADC and DAC Controller  |
|      |                         | I2C           | I2C Primary/Secondary   |
|      |                         | SSI           | SPI/SSI Primary   |
|      |                         | UART          | UART  |
|      |                         | TOUCH         | Capacitive Touch Sensor Controller  |
|      |                         | TIMER         | Timers  |

| S.No | Section            | Domain Name     | Functionality of the Power Domain                         |
|------|--------------------|-----------------|---|
| 7    | UULP-PERIPHERALS   | WDT             | Watch Dog Timer   |
|      |                    | TS              | Temperature Sensor Controller                             |
|      |                    | PS              | Process Sensor Controller                                 |
|      |                    | RTC             | Real-Time Clock, MCU System Real Time Clock (SYSRTC)      |
|      |                    | STORAGE-DOMAIN1 | Storage Flops - Set1. Contains 8 bytes                    |
|      |                    | STORAGE-DOMAIN2 | Storage Flops - Set2. Contains 8 bytes                    |
|      |                    | STORAGE-DOMAIN3 | Storage Flops - Set3. Contains 16 bytes                   |
|      |                    | SLEEP-FSM       | Finite State Machine (FSM) for Sleep/Wakeup               |
|      |                    | CLOCK-CALIB     | Calibration block for Sleep Clock.                        |
|      |                    | BBFFS           | Programming Registers which can be retained during sleep. |
|      |                    | DS-TIMER        | DEEP SLEEP Timer.   |
|      |                    | TIMESTAMP       | Timestamping Controller.                                  |
|      |                    | LP-FSM          | Low-Power (LP) FSM  |
|      |                    | RETEN           | Retention Flops which can be retained during sleep.       |
| 8    | Analog-PERIPHERALS | Aux-ADC         | Auxiliary ADC   |
|      |                    | Aux-DAC         | Auxiliary DAC   |
|      |                    | BOD             | Brown-Out Detector  |

The SRAM is also segregated into multiple power domains to achieve lower current consumption per the memory requirement. The power for the SRAM domains in active states can be controlled in the following manners:

- **Shut-Down Mode/Deepsleep without Retention Mode:** SRAM domains as described in the table below can be powered down for unused SRAM sections. The RAM contents are not retained in this mode.
- **Deep-Sleep (Lower Power Consumption) Mode:** The RAM contents are retained in this mode. The SRAM is not accessible in this state. This is configurable on a bank granularity.

The table below describes the segregation of power domains for SRAM (328 KB).

**Table 5.5. Segregation of Power Domains for SRAM (328 KB)**

| S.No | Section | Domain Name | Functionality of the Power Domain |
|------|---------|-------------|-----------------------------------|
| 1    | LP-SRAM | LP-SRAM-1   | 4 KB of SRAM (1x Banks)           |
|      |         | LP-SRAM-2   | 4 KB of SRAM (1x Banks)           |
|      |         | LP-SRAM-3   | 4 KB of SRAM (1x Banks)           |
|      |         | LP-SRAM-4   | 4 KB of SRAM (1x Banks)           |
|      |         | LP-SRAM-5   | 16 KB of SRAM (1x Banks)          |
|      |         | LP-SRAM-6   | 32 KB of SRAM (2x Banks)          |
|      |         | LP-SRAM-7   | 64 KB of SRAM (4x Banks)          |
|      |         | LP-SRAM-8   | 64 KB of SRAM (4x Banks)          |
|      |         | LP-SRAM-9   | 64KB of SRAM (4x Banks)           |
|      |         | LP-SRAM-10  | 64 KB of SRAM (4x Banks)          |

| S.No | Section  | Domain Name | Functionality of the Power Domain |
|------|----------|-------------|-----------------------------------|
| 2    | ULP-SRAM | ULP-SRAM-1  | 2 KB of SRAM (1x Banks)           |
|      |          | ULP-SRAM-2  | 2 KB of SRAM (1x Banks)           |
|      |          | ULP-SRAM-3  | 2 KB of SRAM (1x Banks)           |
|      |          | ULP-SRAM-4  | 2 KB of SRAM (1x Banks)           |

### 5.5.3 Voltage Domains

All the applications, high-speed interfaces, and peripherals are segregated into multiple voltage domains to configure the operating voltages in different power states. This section describes the voltage domains and voltage source options available for each domain. These are configured based on the power state in which the device is operating. The voltage for each domain can be shut-off during sleep by configuring the source to SoC LDO (This supply is turned OFF during Sleep).

The table below lists the different voltage sources and the possible output voltages of each source at different power states. The voltage sources are described in detail in Section 5.5.8 Power Management .

**Table 5.6. List of Voltage Sources**

| S.No | Voltage Source | Possible O/P Voltage |
|------|----------------|----------------------|
| 1    | SoC LDO        | 1.15 V<br>1.05 V     |
| 2    | SC-DC 1.05     | 1.05 V               |
| 3    | LDO 0.75 V     | 0.75 V               |

The table below lists the different voltage domains and the possible voltage sources for each domain.

**Table 5.7. List of Voltage Domains**

| S.No | Voltage Domain          | Functionality  | SoC LDO | SC-DC 1.05 V | LDO 0.75 V |
|------|-------------------------|--|---------|--------------|------------|
| 1    | PROC-DOMAIN             | M4 processor,<br>DEBUG_FPU,  | Yes     | Yes          | Yes        |
| 2    | HIGH-VOLTAGE-DOMAIN     | ICACHE,<br>HIGH-SPEED-INTERFACES,<br>HP-PERIPHERALS,<br>DCACHE                           | Yes     | No           | No         |
| 3    | LOW-VOLTAGE-LPRAM-16KB  | LP-SRAM-1,<br>LP-SRAM-2,<br>LP-SRAM-3,<br>LP-SRAM-4,                                     | Yes     | Yes          | No         |
| 4    | LOW-VOLTAGE-LPRAM       | ROM<br>LP-SRAM-5,<br>LP-SRAM-6,<br>LP-SRAM-7,<br>LP-SRAM-8,<br>LP-SRAM-9,<br>LP-SRAM-10, | Yes     | Yes          | No         |
| 5    | LOW-VOLTAGE-ULPPER-IPH  | ULP-PERIPHERALS  | Yes     | Yes          | No         |
| 6    | LOW-VOLTAGE-ULPRAM      | ULP-SRAM   | Yes     | Yes          | No         |
| 7    | LOW-VOLTAGE-UULPPER-IPH | UULP-PERIPHERALS   | No      | Yes          | No         |



## 5.5.4 Power States

The power states available in different power modes (PS0, PS1, PS2, PS3, PS4) are listed below

- Reset State
- Active States
  - Power State1 (PS1)
  - Power State2 (PS2)
  - Power State3 (PS3)
  - Power State4 (PS4)
- Standby States
  - PS2-STANDBY
  - PS3-STANDBY
  - PS4-STANDBY
- Sleep States
  - PS2-SLEEP
  - PS3-SLEEP
  - PS4-SLEEP
- Shutdown States
  - Power State0 (PS0)

After reset, the M4 processor starts in the PS4 state which is the highest activity state where the full functionality is available. The other active states (PS2/PS3) will have limited functionality or processing power.

A transition from active states (PS2/PS3/PS4) to any other state (Sleep/Standby) can only be triggered by software.

A transition from Standby/Sleep/Shutdown states can be triggered by an enabled interrupt as configured by software before entering these states.

A transition from Standby/Sleep to active state is possible from where these states are entered.

There are different wakeup sources available in each Standby/Sleep/Shutdown state.

The figure below shows the transitions between different power states.




Figure 5.1. Power States

### 5.5.4.1 PS4

This is an active state where the complete functionality is available. The CPU, peripherals, and SRAM operate on the SoC LDO supply at voltage of 1.15V.

The functionalities available in this state are mentioned below:

- Maximum CPU operating frequency of 180 MHz. The CPU can operate on the HIGH-FREQ-PLL output clocks.
- APPLICATIONS - DEBUG, FPU, ICACHE, and ROM.
- HIGH SPEED INTERFACE - as listed in [Table 5.4 List of Power Domains on page 21](#).
- HIGH-FREQ-PLL - as listed in [Table 5.4 List of Power Domains on page 21](#).
- All the peripherals consisting of HP-PERIPHERALS, ULP-PERIPHERALS, Ultra Ultra Low Power (UULP-PERIPHERALS), and Analog-PERIPHERALS - as listed in the power domains section above.
- All the GPIOs: 30 (GPIO) + 11 (ULP-GPIO) + 4 (UULP Vbat GPIO)
- Complete SRAM of 328 Kbytes (Low Power (LP)-SRAM and ULP-SRAM).
- PS4 wakeup time is around 1.2 msec

### 5.5.4.2 PS3

This is an active state where the complete functionality is available, similar to PS4 state, but it operates at a lower voltage, thereby reducing current consumption. The CPU, peripherals, and SRAM operate on the SoC LDO supply with output voltage of 1.05 V. The Maximum CPU frequency is limited to 90 MHz in this state.

### 5.5.4.3 PS2

This is an active state where a limited set of functionality is available, and the device operates at a much lower voltage compared to PS3/PS4, thereby achieving lower current consumption. The CPU, peripherals, and SRAM can operate at different voltages and are configurable by software before entering this state.

The functionalities available in this state are mentioned below:

- CPU operating frequency depends on the voltage source selected for PS2 state. The CPU operates on the ULP-Peripheral AHB Interface clock.
  - If LDO 0.75 V is used, maximum frequency is 20 MHz.
  - If SC-DC 1.05V is used, maximum frequency is 32 MHz.
- APPLICATIONS - DEBUG, FPU, and ROM.
- Limited peripherals consisting of ULP-PERIPHERALS, UULP-PERIPHERALS and Analog-PERIPHERALS - as listed in [Table 5.4 List of Power Domains on page 21](#).
- 15 GPIOs are available - 11 (ULP-GPIO) + 4 (UULP Vbat GPIO)
- Total SRAM of 328 KB (Low Power (LP)-SRAM and ULP-SRAM).
- PS2 wakeup time is around 200  $\mu$ sec

### 5.5.4.4 PS1

This state can be entered from PS2 only through a software instruction. The CPU is power-gated, and a limited set of peripherals are active. The peripheral interrupts are used as wakeup sources or to trigger sleep once the peripheral functionality is complete. The peripherals and SRAM operate at the same voltage as the PS2 state. The peripherals need to be configured by the software for the defined functionality in the PS2 state before entering this state.

The functionalities available in this state are mentioned below:

- Limited peripherals consisting of ULP-PERIPHERALS, UULP-PERIPHERALS, and Analog-PERIPHERALS - as listed in [Table 5.4 List of Power Domains on page 21](#).
- 15 GPIOs are available - 11 (ULP-GPIO) + 4 (UULP Vbat GPIO)
- SRAM of 320 KB (Low Power (LP)-SRAM) can be retained in this state.
- SRAM of 8 KB (ULP-SRAM) is active for peripheral functionality.

### 5.5.4.5 STANDBY

This includes multiple states: PS4-STANDBY, PS3-STANDBY, and PS2-STANDBY. These are standby states entered from PS4/PS3/PS2 states through a WFI instruction. CPU is clock gated in this state.

All the interrupts in the NVIC table will act as a wakeup source in the PS4-STANDBY and PS3-STANDBY states. Wakeup sources for the PS2-STANDBY state are defined in the wakeup sources section below. See Section [5.5.6 Wakeup Sources](#) for details.

### 5.5.4.6 SLEEP

This includes multiple states: PS4-SLEEP, PS3-SLEEP, and PS2-SLEEP/PS1. These sleep states can be entered from the PS4, PS3, and PS2 states respectively through a software instruction.

The status of resources in this state are as follows:

- UULP-PERIPHERALS and Analog-PERIPHERALS are available and are configured before entering this state.
- 4 GPIOs are available - 4 (UULP Vbat GPIO)
- SRAM can be retained.

Wakeup sources for these states are defined in Section [5.5.6 Wakeup Sources](#). While transitioning from sleep to active state, all the configuration related to peripheral registers are set to default.

### 5.5.4.7 PS0

This is a shutdown state entered from PS4 state through a software instruction. The CPU is power-gated, and a much smaller set of peripherals are available.

The status of resources in this state are

- UULP-PERIPHERALS and Analog-PERIPHERALS are available and are configured before entering this state.
- 4 GPIOs are available - 4 (UULP Vbat GPIO)
- SRAM can not be retained.

### 5.5.5 Memory Retention in Sleep / Shutdown States

The table below indicates the SRAM banks and Backup Register Array which can be retained in each Sleep/Shutdown state.

**Table 5.8. SRAM in Different States**

| S.No | Power State | LP-SRAM (320KB) | ULP-SRAM (8KB) | Backup Register Array (32 bytes) |
|------|-------------|-----------------|----------------|----------------------------------|
| 1    | PS4-SLEEP   | Yes             | Yes            | Yes                              |
| 2    | PS3-SLEEP   | Yes             | Yes            | Yes                              |
| 3    | PS2-SLEEP   | Yes             | Yes            | Yes                              |
| 4    | PS1         | Yes             | Yes            | Yes                              |
| 5    | PS0         | No              | No             | Yes                              |

### 5.5.6 Wakeup Sources

The table below indicates the wakeup sources available in Standby/Sleep/Shutdown states.

**Table 5.9. List of Wakeup Sources in Different States**

| S.No | Wakeup Source                                  | PS2-STANDBY | PS4-SLEEP/<br>PS4-STANDBY | PS3-SLEEP/<br>PS3-STANDBY | PS2-SLEEP | PS1 | PS0 |
|------|--|-------------|---------------------------|---------------------------|-----------|-----|-----|
| 1    | UULP Vbat<br>GPIO                              | Yes         | Yes                       | Yes                       | Yes       | Yes | Yes |
| 2    | Watch-Dog In-<br>terrupt                       | Yes         | Yes                       | Yes                       | Yes       | Yes | Yes |
| 3    | Analog Compa-<br>rator                         | Yes         | Yes                       | Yes                       | Yes       | Yes | Yes |
| 4    | BOD  | Yes         | Yes                       | Yes                       | Yes       | Yes | Yes |
| 5    | ULP-Peripheral<br>SDC                          | Yes         | No                        | No                        | No        | Yes | No  |
| 6    | Wireless Pro-<br>cessor Interrupt              | Yes         | Yes                       | Yes                       | Yes       | Yes | Yes |
| 7    | Deep-Sleep<br>Timer Interrupt                  | Yes         | Yes                       | Yes                       | Yes       | Yes | Yes |
| 8    | Alarm Interrupt                                | Yes         | Yes                       | Yes                       | Yes       | Yes | Yes |
| 9    | Second Based<br>Interrupt                      | Yes         | Yes                       | Yes                       | Yes       | Yes | Yes |
| 10   | Milli-Second<br>Based Interrupt                | Yes         | Yes                       | Yes                       | Yes       | Yes | Yes |
| 11   | ULP-Peripheral<br>GPIO Group In-<br>terrupt    | Yes         | No                        | No                        | No        | Yes | No  |
| 12   | ULP-Peripheral<br>GPIO Pin Inter-<br>rupt      | Yes         | No                        | No                        | No        | Yes | No  |
| 13   | ULP-Peripheral<br>SPI/SSI Primary<br>Interrupt | Yes         | No                        | No                        | No        | Yes | No  |
| 14   | ULP-Peripheral<br>IR Interrupt                 | Yes         | No                        | No                        | No        | Yes | No  |
| 15   | ULP-Peripheral<br>I2S Interrupt                | Yes         | No                        | No                        | No        | Yes | No  |
| 16   | ULP-Peripheral<br>I2C Interrupt                | Yes         | No                        | No                        | No        | Yes | No  |
| 17   | ULP-Peripheral<br>UART Interrupt               | Yes         | No                        | No                        | No        | Yes | No  |
| 18   | ULP-Peripheral<br>ADC/DAC Inter-<br>rupt       | Yes         | No                        | No                        | No        | Yes | No  |
| 19   | ULP-Peripheral<br>DMA Interrupt                | Yes         | No                        | No                        | No        | Yes | No  |

| S.No | Wakeup Source                               | PS2-STANDBY | PS4-SLEEP/<br>PS4-STANDBY | PS3-SLEEP/<br>PS3-STANDBY | PS2-SLEEP | PS1 | PS0 |
|------|---|-------------|---------------------------|---------------------------|-----------|-----|-----|
| 20   | ULP-Peripheral<br>GPIO Wakeup<br>Interrupt  | Yes         | No                        | No                        | No        | Yes | No  |
| 21   | ULP-Peripheral<br>Touch Sensor<br>Interrupt | Yes         | No                        | No                        | No        | Yes | No  |
| 22   | ULP-Peripheral<br>Timer Interrupt           | Yes         | No                        | No                        | No        | Yes | No  |

### 5.5.7 System Power Supply Configurations

SiWG917 chipsets support highly flexible power supply configurations for various application scenarios. Two application scenarios are listed below.

- 3.3 V single supply - A single 3.3 V supply derived from the system PMU can be input to all I/O supplies.
- 1.8 V and 3.3 V supply - A 1.8 V supply derived from the system PMU can be input to all I/O supplies except PA2G\_AVDD. A 3.3 V supply derived from system Power Management Unit (PMU) can be fed to the power amplifier supply pin PA2G\_AVDD. In this mode, I/Os can operate at 1.8 V without a penalty in the maximum transmit power

### 5.5.8 Power Management

The SiWG917 chipsets have an internal power management subsystem, including DC-DC converters and linear regulators. This subsystem generates all the voltages required by the chipset to operate from a wide variety of input sources.

- LC DC-DC switching converter for RF and digital blocks
  - Input voltage (1.8 V or 3.3 V) on pin VINBCKDC
  - Output - 1.45 V and 300 mA maximum load on pin VOUTBCKDC
- SC DC-DC - Switching converter for Always-ON core logic domain
  - Input voltage (1.8 V or 3.3 V) on pin UULP\_VBATT\_1 and UULP\_VBATT\_2
  - Output - 1.05 V
- SoC LDO - Linear regulator for digital blocks
  - Input - 1.45 V from LC DC-DC or external regulated supply on pin VINLDOSOC
  - Output - 1.15 V and 300 mA maximum load on pin VOUTLDOSOC
- LDO RF and AFE - Linear regulator for RF and AFE
  - Input - 1.45 V from LC DC-DC or external regulated supply on pin RF\_AVDD
  - Output - 1.15 V and 20 mA maximum load on pin VOUTLDOAFE
- Flash LDO - Linear regulator for In-package flash and external flash
  - Input voltage (1.8 V or 3.3 V) on pin VINLDO1P8
  - Output - 1.8 V and 100 mA maximum load on pin VOUTLDO1P8

## 5.6 Digital and Analog Peripherals and Interfaces

In addition to the wireless interfaces, SiWx91x provides a rich set of peripherals and interfaces - both digital and analog - thus enabling varied systems and applications. The following are the categories of the peripherals and interfaces, description of each category, and list of the peripherals in that category.

## 5.6.1 Digital Peripherals and Interfaces

### 5.6.1.1 I<sup>2</sup>C

- Up to three I<sup>2</sup>C primary/secondary controllers - two in MCU HP peripherals and one in the MCU ULP subsystem
- I<sup>2</sup>C standard compliant bus interface with open-drain pins
- Configurable as Primary or Secondary
- Four speed modes: Standard Mode (100 kbps), Fast Mode (400 kbps), Fast Mode Plus (1Mbps), and High-Speed Mode (3.4 Mbps)
- 7 or 10-bit addressing
- 7 or 10-bit combined format transfers
- Support for Clock synchronization and Bus Clear
- Programmable SDA Hold time

The I<sup>2</sup>C controllers also support additional features listed below to reduce the load on the M4 processor:

- Integrated transmit and receive buffers with support for DMA
- Bulk transmit mode in I<sup>2</sup>C Secondary mode
- Interrupt based operation (polled mode also available)

### 5.6.1.2 UART/USART

- Up to two UART and one USART controllers
- 9-bit serial data support
- Multi-drop RS485 interface support
- 5, 6, 7, and 8-bit character encoding with even, odd, and no parity
- 1, 1.5 (only with 5 bit character encoding) and 2 stop bits
- Hardware Auto flow control (RTS/CTS)
- IrDA 1.0 SIR mode support (only for USART1) with up to 115.2 K baud data rate and programmable pulse duration and low-power reception capabilities

The UART controllers also support additional features which are listed below and which help in achieving better performance and reducing the burden on the M4 processor:

- Programmable fractional baud rate support
- Programmable baud rate supporting up to 5 Mbps
- Programmable FIFO thresholds with maximum FIFO depth of 16 and support for DMA
- Prioritized interrupt identification

The following features are supported by the USART controller in the MCU HP peripherals (USART1):

- Support for both synchronous and asynchronous modes.
- Supports full duplex and half duplex (single wire) mode of communication.
- 1-9 bit wide character support.
- Supports programmable baud rates up to 20 Mbps in synchronous mode
- Programmable FIFO thresholds with maximum FIFO depth of 16 and support for DMA
- Supports generation of interrupt for different events.

The UART controller in the MCU ULP subsystem (ULP\_UART) supports the following additional power-save features:

- After the DMA is programmed in PS2 state for UART transfers, the MCU can switch to PS1 state (M4 processor is turned off) while the UART controller continues with the data transfer
- In PS1 state (ULP Peripheral mode) the UART controller completes the data transfer and, triggered by the peripheral interrupt, shifts to the PS2 active state.

### 5.6.1.3 I<sup>2</sup>S / PCM

- Up to two I<sup>2</sup>S controllers
- Each I<sup>2</sup>S supports PCM mode of operation
- The I2S\_2CH supports two stereo channels while the ULP\_I2S and the NWP/Security subsystem I<sup>2</sup>S support one stereo channel
- Programmable audio data resolutions of 12, 16, 20, 24, and 32 bits.
- Supported audio sampling rates are 8, 11.025, 16, 22.05, 24, 32, 44.1, 48, 88.2, 96, and 192 kHz
- Support for primary and secondary modes
- Full duplex communication due to the independence of transmitter and receiver

The PCM mode of operation supports the following additional features:

- Mono audio data is supported
- Supports two modes for data transmission with respect to the Frame Synchronization signal – the MS bit is transmitted in the same clock cycle that the Frame Synchronization signal is asserted or one clock cycle after the Frame Synchronization signal is asserted
- Programmable FIFO thresholds with maximum FIFO depth of 8 and support for DMA
- Supports generation of interrupts for different events

The I<sup>2</sup>S in the MCU ULP subsystem supports the following additional power-save features:

- After the DMA is programmed in PS2 state for I<sup>2</sup>S transfers, the MCU can switch to PS1 state (M4 processor is turned off) while the I<sup>2</sup>S controller continues with the data transfer
- In PS1 state (ULP Peripheral mode) the I<sup>2</sup>S controller completes the data transfer and, triggered by the Peripheral Interrupt, shifts to the PS2 active state.

### 5.6.1.4 Quadrature Encoder Interface (QEI)

- Tracks encoder wheel position
- Programmable for 1x, 2x, or 4x position counting. Increments/decrements depending on direction.
- Index counter for revolution counting
- Velocity capture using built-in timer
- Supports position counter reset for rollover/underflow or index pulse
- Position, index, and velocity compare registers with interrupts
- Supports logically swapping the A and B inputs
- Accepts decoded signal inputs (clock and direction) in timer mode

### 5.6.1.5 Motor Control PWM

- Part of the MCU HP peripheral subsystem
- Supports up to eight PWM outputs with four duty cycle generators
- Complementary and independent output modes are supported
- Dead time insertion in complementary mode
- Manual override option for PWM output pins. Output pin polarity is programmable.
- Supports generation of interrupt for different events
- Supports two hardware fault input pins
- Special event trigger for synchronizing analog-to-digital conversions



### 5.6.1.6 Synchronous Serial Interface (SSI) Primary

- Up to two Synchronous Serial Interface (SSI) primaries
- The SSI\_MST provides an option to connect up to four secondaries and supports single, dual, and quad modes.
- The ULP\_SSI\_MST supports single-bit mode and can be connected to only one secondary
- Programmable receive sampling delay

In addition to the above features, the SSI primaries reduce the load on the M4 processor by supporting the features below:

- Programmable FIFO thresholds with maximum FIFO depth of 16 and support for DMA
- Supports generation of interrupt for different events
- Programmable division factor for generating SSI clock out

The ULP\_SSI\_MST supports the following additional power-save features:

- After the DMA is programmed in the PS2 state for SSI transfers, the MCU can switch to PS1 state (M4 processor is turned off) while the SSI primary continues with the data transfer.
- In PS1 state (ULP Peripheral mode), the SSI primary completes the data transfer and, triggered by the peripheral interrupt, shifts to the PS2 active state.

### 5.6.1.7 Synchronous Serial Interface (SSI) Secondary

- Support for SSI Primaries which comply with Motorola SPI, TI SSP and National Semiconductors Microwire protocols
- Programmable FIFO thresholds with maximum FIFO depth of 16 and support for DMA
- Supports generation of interrupt for different events

### 5.6.1.8 Serial Input Output (SIO)

- Can be used to implement serial interfaces like I<sup>2</sup>C, UART, and SPI protocols
- Supports eight GPIO pins
- Supports eight SIOs
- Supports pattern matching
- Performs serial-to-parallel and parallel-to-serial conversion
- Provides DMA flow control signals
- Supports generation of interrupt for different events.
- Programmable clock division factors for generating SIO clock out

### 5.6.1.9 Configurable Timers

- Supports 4 configurable inputs and 8 outputs signals for 4 configurable timers.
- Supports one 32-bit configuration timer
- 32-bit timer can be configured to contain one 32-bit or two 16-bit timers. The timer accepts clocks or events as input tick.
- Wide range of features like starting the counter, stopping the counter, continuing the counter from the stopped value, halt, increment the counter and capturing the events
- Support for PWM signals as output with any cycle/pulse length and superimpose a waveform on the PWM signal. It can start the ADC at any time in sync with PWM signal
- Support for DMA flow control
- Generates interrupt for different events

### 5.6.1.10 CRC Accelerator

- Part of MCU HP peripheral subsystem
- Support for one 32 bit polynomials
- Support for one 32 bit stream-in data widths
- Supports DMA flow control

#### 5.6.1.11 Enhanced GPIO (EGPIO)

- Two EGPIO controllers - one in MCU HP and MCU ULP subsystem
- Supports various alternate functions like set, clear, toggle on all the pins
- Option to program Mode for each GPIO pin independently
- Supports edge and level detection based interrupt generation

#### 5.6.1.12 Generic SPI (GSPI) Primary

- Part of MCU HP peripheral subsystem
- Supports single bit SPI primary mode.
- Support for Mode-0 and Mode-3 (Motorola)
- Supports both Full speed and High speed modes
- SPI clock out is programmable to meet required baud rates
- Support for full duplex mode
- Connect up to four SPI peripheral devices
- Support byte swapping during read and write operation
- Support up to 32 KB of read data from a SPI device in a single read operation
- Programmable FIFO thresholds with maximum FIFO depth of 16 and support for DMA
- Generates interrupt for different events

#### 5.6.1.13 Hardware Random Number Generator (HRNG)

- Part of MCU HP peripheral subsystem
- Supports 32-bit True Random Number Generator
- Supports 32-bit Pseudo Random Number Generator
- Option to selectively enable these random number generators

#### 5.6.1.14 General Purpose DMA (GPDMA)

- Two primaries interface over AHB bus
- Supports 8 channels
- Linked-list based descriptors
- Has two AHB primaries for parallel data transfer. The Primary is selectable for descriptor fetch, per channel and per source and destination
- Dynamically configurable FIFO for 8 channels
- Programmable source and destination burst sizes
- Programmable beats per bursts
- Source and Destination address alignment
- Programmable Transfer Types: Memory to Memory, Memory to Peripheral and Peripheral to Memory
- Programmable priority encoded arbiter
- Supports generation of interrupt for different events
- Support for DMA squash
- Support for memory Zero Fill and One Fill

#### 5.6.1.15 Micro DMA ( $\mu$ DMA)

- Supports 32 channels
- Each DMA channel has dedicated handshake signals and programmable priority level
- Supported transfer types: memory-to-memory, memory-to-peripheral, peripheral-to-memory
- Supports multiple DMA cycle types and transfer data widths
- Programmable number of transfers in a single DMA cycle
- Average throughput is four cycles per one word reading
- Each DMA channel can access a primary, and alternate, channel control data structure
- Supports generation of interrupt for different events
- Support half-word (16 bit) and word (32 bit) size transfers

### 5.6.1.16 eFuse Controller

- Provides 32 bytes eFuse as one-time programmable memory locations
- Supports eFuse programming and read operations
- Supports memory mapped and FSM based read operation

### 5.6.1.17 SPI Flash Controllers

A serial Flash device is a non-volatile memory that can be electrically erased and reprogrammed. It is used for storing executable code or data readily available for M4/TA processor. After power-up, the executable code is read by the M4/TA processor from the serial Flash and then executed. The code in the serial Flash is write-protected and cannot be altered.

Reasons for the widespread use of serial Flash devices include:

- Non-volatile memory
- Cost effective and space-saving solution thanks to a reduced number of pins
- Life cycle of about 20 years

Serial Flash memories are controlled by many kinds of serial interface protocols (SPI, SSP, SSI, SMI, etc.). SiWG917 chip supports a SPI based flash. SPI Flash memory is a secondary device.

To access it, dedicated SPI Flash controller is present which is Primary.


SiWG917 has SPI Flash Controller which has 2/4/8 - wired interface for serial access of data from Flash. Dedicated SPI controllers are present for Flash. It can be used in either Single, Dual, Quad or Octa modes with support for SDR to read the processor's instructions and for data transfers to/from the Flash. The Controller supports inline decryption of encrypted instructions read from the Flash before they are passed on to the M4/TA processor's Instruction Cache. Instructions are read using the Direct Access mode while data transfers use the Indirect Access mode in case of Flash. The SPI Controllers in the MCU have been designed with programmable options for most of the single and multi-bit operations so that it can interface with Flash ICs. The Direct Access mode is used to read instructions and data directly from Flash. It supports inline decryption using an AES engine for the instructions or data transfer with Flash. The Indirect Access mode is used to read and write data/instructions from Flash. The two modes - Direct Access and Indirect Access - can be used to access the same Flash or two different Flashes (using CSN0 and CSN1) at a time by enabling hardware controlled mode. The SPI Controllers have independent AHB secondaries for these modes of access.

SiWG917 can use a single Common SPI flash for executing instructions by both TA and M4 processors. Each processor has dedicated SPI Flash controller(QSPI). Dynamic arbitration has taken place between two controllers without any processor intervention for executing instructions from common flash. Arbitration multiplexes the two SPI interfaces into a single SPI interface connected to the flash. The flash memory is partitioned into two parts dedicated to each processor respectively.

There are two flash configurations available.


## Flash Configurations

### 1. Common Flash



In this case, Flash is shared between both TA and M4 processors. Flash Initialization, configuration, program and erase can be done only by TA processor. M4 processor can do only instruction fetching in direct access mode. Flash memory is divided into two regions, one each for the processor. M4 can only read M4 assigned memory region. TA has no restriction and it can access complete Flash memory.

### 2. Dual Independent Flashes



Each processor has its own dedicated Flash memory. In this configuration, M4 can access complete Flash memory. M4 can do Flash Initialization, configuration, program and erase.

The features of SPI Flash Primary controller is given below.

- Supports Single/Dual/Quad/Octal (S/D/Q/O) modes for reading M4/TA processor instructions and data transfers to/from Flash.
- Support for SPI Mode-0 and Mode-3
- Support for SDR mode Flash
- Supports both 8 and 16-bit Flash commands.
- Support both 24 and 32-bit addressing modes
- Supports inline decryption (AES) in XTS/CTR mode with 128-bit and 256-bit key sizes while reading encrypted instructions from the Flash
- Supports up to two Flashes connected to CSN0 and CSN1

- Direct Access Mode:
  - Instructions are read from Flash using the Direct Access mode which does not need any processor involvement after the initial configuration of the Controller. The read command used for this mode is programmable depending on the Flash used.
  - Direct Access mode supports Wrap / Incremental / Single read operations.
  - Supports prefetch option - enabling this option makes the SPI Controller prefetch the next instruction before the request is posted on the internal AHB bus. If the address for the next instruction is different from the prefetch address, the instruction is scrapped.
  - Supports continuous fetch option to reduce instruction fetch delay from Flash - this option makes the SPI controller to post the Command and Address only once on the bus to read contiguous instructions by controlling only the CSN.
  - Supports programmable CSN high time.
- Indirect Access Mode:
  - Configuration of Flash and reading/writing data from/to the Flash uses the Indirect Access mode which requires the M4/TA processor to program the SPI Flash controller for each access.
  - Supports reading of up to 32KB bytes of data from Flash in a single read operation.
  - In addition to 24 and 32-bit addressing, the SPI Controller supports 9, 10 and 16-bit addressing in this mode.
- Common flash mode - Flash can be accessed by both MCU and ThreadArch® simultaneously
- Clock Configuration
  - Support for selection of source clock between AHB bus clock and PLL clock.
  - Support for even division factors up to 64 to generate the SPI clock from the source clock.
- Transmission of Extra-byte after the address phase is supported. The contents of this byte are programmable. There is also an option to only transmit the first nibble of the extra byte and maintain a Hi-z on the bus for the next nibble.
- Each phase of a Read operation (Command, Address, Dummy Byte, Extra Byte, Read Data) can be in any of the S/D/Q/O modes depending on the Flash requirements.
- The number of dummy bytes is programmable and can be programmed as per the instruction and the mode of operation.
- Supports DMA flow control and programmable FIFO thresholds
- Supports interrupt generation based on different events
- Supports dual Flash mode - reading of data from two flashes simultaneously
- Supports Flash Write Protect

The SPI Controller in the MCU has been designed with programmable options for most of the single and multi-bit operations so that it can interface with the Flash ICs from multiple vendors. The list of supported Flashes and vendors is given below:

### 5.6.1.18 SPI PSRAM Controllers

For applications that require additional RAM, an additional external RAM can be added in the form of pseudo static RAM (PSRAM). The PSRAM is an additional RAM of size that is selected e.g. 2/4/8/16MB.

PSRAM memory is a QSPI secondary device. M4 microcontroller communicates with the PSRAM through dedicated Quad SPI Primary controller.

SiWG917 has SPI PSRAM Controller which has 2/4/8 - wired interface for serial access of data from PSRAM. Dedicated SPI controllers are present for PSRAM. It can be used in either Single, Dual or Quad modes with support for SDR to read the M4 processor's instructions and for data transfers to/from the PSRAM. The Controller supports inline decryption of encrypted instructions read from the PSRAM before they are passed on to the M4 processor's Instruction Cache. The SPI Controllers in the MCU have been designed with programmable options for most of the single and multi-bit operations so that it can interface with PSRAM ICs. The Direct Access mode is used to read instructions and read/write data directly to/from PSRAM. It supports inline decryption using an AES engine for the instructions or data transfer with PSRAM. The Indirect Access mode is used to read and write data/instructions from PSRAM. The two modes - Direct Access and Indirect Access - can be used to access the same PSRAM or two different PSRAM (using CSN0 and CSN1) at a time by enabling hardware controlled mode. The SPI Controllers have independent AHB secondaries for these modes of access.

The features of SPI PSRAM Primary controller is given below.

- Supports Single/Dual/Quad (S/D/Q/O) modes for reading M4 processor instructions and data transfers to/from PSRAM.
- Support for SPI Mode-0.
- Supports full duplex mode in single-bit SPI mode. Support for HOST SPI secondary interface.
- Support for SDR mode PSRAMs
- Supports both 8 and 16-bit PSRAM commands.
- Support both 24 and 32-bit addressing modes
- Supports only AES CTR mode encryption and decryption of PSRAM data with 128-bit and 256-bit key sizes
- Supports up to two PSRAMs connected to CSN0 and CSN1
- Supports Direct mode write
- Supports semi direct mode read operation for PSRAM
- Direct Access Mode:
  - Data transfer from/to PSRAM using the Direct Access mode which does not need any M4 processor involvement after the initial configuration of the Controller. The read/write command used for this mode is programmable depending on the PSRAM used.
  - Direct Access mode supports Wrap / Incremental / Single read operations.
  - Supports prefetch option - enabling this option makes the SPI Controller prefetch the next instruction before the request is posted on the internal AHB bus. If the address for the next instruction is different from the prefetch address, the instruction is scrapped.
  - Supports continuous fetch option to reduce instruction fetch delay from PSRAM - this option makes the SPI controller to post the Command and Address only once on the bus to read contiguous instructions by controlling only the CSN.
  - Supports programmable CSN high time.
- Indirect Access Mode:
  - Configuration of PSRAM and reading/writing data from/to the PSRAM uses the Indirect Access mode which requires the M4 processor to program the SPI controller for each access.
  - Supports reading of up to 32KB bytes of data from PSRAM in a single read operation.
  - In addition to 24 and 32-bit addressing, the SPI Controller supports 9, 10 and 16-bit addressing in this mode.
- Clock Configuration
  - Support for selection of source clock between AHB bus clock and PLL clock.
  - Support for even division factors up to 64 to generate the SPI clock from the source clock.
- Each phase of a Read operation (Command, Address, Dummy Byte, Extra Byte, Read Data) can be in any of the S/D/Q/O modes depending on the PSRAM requirements.
- The number of dummy bytes is programmable and can be programmed as per the instruction and the mode of operation.
- Supports DMA flow control and programmable FIFO thresholds
- Supports configurable memory ranges on which we can save code in encrypted form and the execution will happen with inline decryption.
- Supports dual PSRAM mode - reading and writing from/to two PSRAM simultaneously
- Supports interrupt generation based on different events

The SPI Controllers in the MCU has been designed with programmable options for most of the single and multi-bit operations so that it can interface with PSRAM ICs from multiple vendors. The list of supported PSRAMs and vendors is given below:

**Table 5.10. PSRAMs**

| S.No. | Vendor    | Part #           | Flash Density<br>(in Mbit) | Vcc       | Bus Width |
|-------|-----------|------------------|----------------------------|-----------|-----------|
| 1     | AP memory | APS1604M-SQR     | 16                         | 1.65-1.95 | 1/2/4-bit |
| 2     | AP memory | APS6404L-SQRH    | 64                         | 1.65-1.95 | 1/2/4-bit |
| 3     | ISSI      | IS66/67WVS2M8ALL | 16                         | 1.65-1.95 | 1/2/4-bit |
| 4     | ISSI      | IS66/67WVS4M8ALL | 32                         | 1.65-1.95 | 1/2/4-bit |
| 5     | ISSI      | IS66/67WVS2M8BLL | 16                         | 1.65-1.95 | 1/2/4-bit |
| 6     | ISSI      | IS66/67WVS4M8BLL | 32                         | 1.65-1.95 | 1/2/4-bit |

### 5.6.1.19 FLASH and PSRAM Supply Connections


There are four unique configuration options for Flash and PSRAM connection to SiWG917

1. In-package Flash/PSRAM
2. Only external Flash
3. In-package PSRAM and External Flash
4. In-package Flash and External PSRAM

Again for these combinations, In-package Flash LDO supply or External Flash LDO supply can be used and accordingly Flash/PSRAM GPIOs supply connections are changed.

Supply connections for In-package FLASH/PSRAM, External FLASH/PSRAM are shown below.


#### 1. In-package Flash/PSRAM supply connections(Mode1 mentioned in below table)



In this In-package Flash/PSRAM configuration, In-package Flash LDO with 1.8V is connected to VOUT\_LDO\_1P8 pad via PCB routing. VOUT\_LDO\_1P8 is connected to FLASH\_IO\_VDD pad which is input supply for In-package Flash/PSRAM and respective GPIOs. In this case, IO\_VDD\_1 gets the supply from VBATT which can operate at either 1.8V or 3.3V depending upon the peripherals connected on these GPIOs.

#### 2. IC with no flash and external flash supply connections(Mode4 mentioned in below table)


Option1: In-package LDO FLASH supplies are connected to External Flash and IOs





In this configuration, In-package LDOFLASH with 1.8V is connected to VOUT\_LDO\_1P8 pad via PCB routing. VOUT\_LDO\_1P8 is connected to External Flash as well as FLASH\_IO\_VDD pad which is input supply for Flash GPIOs 0-5. Also VOUT\_LDO\_1P8 supply is connected to IO\_VDD\_1 for Flash GPIOs 6-12 and 46-57.


Option2: External LDO FLASH supplies are connected to External Flash and IOs



In this configuration, External LDOFLASH with 1.8V/3.3V is connected to FLASH\_IO\_VDD pad(connects to GPIO 0-5), External Flash and IO\_VDD\_1(connects to GPIO 6-12 and GPIO 46-57) pad via PCB routing. VOUT\_LDO\_1P8 supply would not be used here.


3. In-package flash + External PSRAM supply connections (Mode6 mentioned in below table)

Option1: In-package LDO FLASH supplies are connected to In-package Flash, External PSRAM and IOs



In this In-package Flash configuration, In-package LDOFLASH with 1.8V is connected to VOUT\_LDO\_1P8 pad via PCB routing. VOUT\_LDO\_1P8 is connected to FLASH\_IO\_VDD pad which is input supply for In-package Flash and GPIOs 0-5. Also VOUT\_LDO\_1P8 is connected to external PSRAM as well as IO\_VDD\_1 which has connection to GPIOs 6-12 and 46-57.


Option2: External Flash LDO supplies to In-package Flash, external PSRAM and IO supplies



In this In-package Flash configuration, External LDOFLASH with 1.8V is connected to FLASH\_IO\_VDD pad(connects to In-package Flash and GPIOs 0-5), External PSRAM and IO\_VDD\_1 pad(connects to GPIOs 6-12 and 46-57) via PCB routing. VOUT\_LDO\_1P8 would not be used here.


4. In-package PSRAM + External flash supply connections(Mode7 mentioned in below table)

Option1: In-package Flash LDO 1.8V connected to both In-package PSRAM and external flash and IO supplies



In this In-package PSRAM configuration, In-package LDOFLASH with 1.8V is connected to VOUT\_LDO\_1P8 pad via PCB routing. VOUT\_LDO\_1P8 is connected to FLASH\_IO\_VDD pad which is input supply for In-package PSRAM and GPIOs 0-5. Also VOUT\_LDO\_1P8 is connected to external Flash as well as IO\_VDD\_1 which has connection to GPIOs 6-12 and 46-57.

Option2: External Flash LDO 1.8V connected to both In-package PSRAM and external flash and IO supplies



In this In-package PSRAM configuration, External LDOFLASH with 1.8V is connected to FLASH\_IO\_VDD pad(connects to In-package PSRAM and GPIOs 0-5), External Flash and IO\_VDD\_1 pad(connects to GPIOs 6-12 and 46-57) via PCB routing. VOUT\_LDO\_1P8 would not be used here.

In summary, Various Packages with PSRAM and Flash are possible as mentioned below:

**Table 5.11. PSRAM and Flash Package Options**

|       | Configuration            | GPIO pins      | Supply Connections  |
|-------|--------------------------|----------------|---|
| Mode1 | In-package Flash         | 0:5            | Flash_IO_VDD to be used   |
| Mode2 | In-package PSRAM         | 0:5            | option 1: In-package generated Flash LDO output 1.8V is connected to PSRAM ; Implication on higher standby associated power<br>option 2: External Flash LDO 1.8V low leakage source from customer board to be connected to PSRAM and FLASH_IO_VDD(0:5 GPIO pins)                                  |
| Mode3 | Flash on module          | 46:51          | option 1: If 1.8V Flash is used, FLASH_IO_VDD connected to this one, then automatically only option supported for MCU peripherals is 1.8V<br>option 2: Alternative: Use wide range flash(1.8V-3.3V) and connect wide range power so that there is no restriction on MCU Peripheral voltage choice |
| Mode4 | Flash external to module | 46:51 or 52:57 | option1: If 1.8V Flash is used, FLASH_IO_VDD connected to this one, then automatically only option supported for MCU peripherals is 1.8V<br>option2: VOUTLDO_1P8 or 3.3V to flash and IO_VDD_1 depending on MCU Peripheral choice (1.8V or 3.3V)  |
| Mode5 | PSRAM External to module | 46:51 or 52:57 | PSRAM choice: VOUTLDO_1P8 to PSRAM. So MCU Peripheral 1.8V  |

|       | Configuration                                       | GPIO pins  | Supply Connections  |
|-------|---|--|---|
| Mode6 | In-package Flash and External PSRAM                 | 0:5 - In-package Flash<br>52:57 - external PSRAM                           | <p>option 1: In-package Flash LDO 1.8V need to be connected to both In-package Flash and external PSRAM and IO supplies (IO_VDD_1 and FLASH_IO_VDD)</p> <p>option 2: External Flash LDO 1.8V to both In-package Flash and external PSRAM and IO supplies (IO_VDD_1 and FLASH_IO_VDD)</p> <p>option 3: In-package Flash LDO 1.8V need to be connected to In-package Flash and FLASH_IO_VDD. External Flash LDO 1.8V/3.3V is connected to external PSRAM and IO_VDD_1.</p>  |
| Mode7 | In-package PSRAM and External Flashes               | 0:5 - In-package PSRAM<br>46:57 - external Flashes                         | <p>option 1: In-package Flash LDO 1.8V need to be connected to both In-package PSRAM and external flashes and IO supplies (IO_VDD_1 and FLASH_IO_VDD)</p> <p>option 2: External Flash LDO 1.8V need to be connected to both In-package PSRAM and external flashes and IO supplies (IO_VDD_1 and FLASH_IO_VDD)</p> <p>option 3: External Flash LDO 1.8V need to be connected to In-package PSRAM and FLASH_IO_VDD. In-package Flash LDO 1.8V is connected to external flash and IO_VDD_1.</p> <p>option 4: External Flash LDO 1.8V need to be connected to In-package PSRAM and FLASH_IO_VDD. External 3.3V is connected to external flash and IO_VDD_1.</p> |
| Mode8 | In-package Flash, External Flash and External PSRAM | 0:5 - In-package Flash<br>46:51 - external Flash<br>52:57 - external PSRAM | <p>option 1: In-package Flash LDO 1.8V need to be connected to In-package flash, external flash and external PSRAM and IO supplies (IO_VDD_1 and FLASH_IO_VDD)</p> <p>option 2: External Flash LDO 1.8V need to be connected to In-package flash, external flash and external PSRAM and IO supplies (IO_VDD_1 and FLASH_IO_VDD)</p> <p>option 3: In-package Flash LDO 1.8V need to be connected to In-package flash and FLASH_IO_VDD. External Flash LDO 1.8V is connected to external flash, external PSRAM and IO_VDD_1</p>   |
| Mode9 | In-package Flash and External Flash                 | 0:5 - in-package Flash<br>46:51 - external Flash                           | <p>option 1: In-package Flash LDO 1.8V need to be connected to both In-package Flash and external flash and IO supplies (IO_VDD_1 and FLASH_IO_VDD)</p> <p>option 2: External Flash LDO 1.8V need to be connected to both In-package Flash and external flash and IO supplies (IO_VDD_1 and FLASH_IO_VDD)</p> <p>option 3: In-package Flash LDO 1.8V need to be connected to In-package Flash and FLASH_IO_VDD. External Flash LDO 1.8V is connected to external flash and IO_VDD_1.</p>  |

|   | Configuration | GPIO pins | Supply Connections |
|---|---------------|-----------|--------------------|
| <b>Note:</b>  |               |           |                    |
| <ol style="list-style-type: none"> <li>NPSS GPIO to be used to control (Switch On/OFF) the External Flash LDO. If external flash LDO is not controlled by flash LDO, it is switched on always with less quiescent current to reduce the deepsleep current.</li> <li>During retention mode, PSRAM voltage should be always ON &amp; PSRAM Chip Select (CS) line cannot be floating, otherwise PSRAM content is corrupted. CS line can be connected to weak pull up in external PSRAM mode or drive high through corresponding GPIO's: GPIO_49, GPIO_53 or GPIO_55.</li> <li>MCU Peripheral voltage is dependent on IO_VDD_1 voltage. IO_VDD_1 is dependent on external Flash/PSRAM voltages.</li> <li>External PSRAM voltage is 1.8V always. Whenever external PSRAM is present there is a restriction of MCU peripheral voltage.</li> <li>External Wide range Flashes(1.8V to 3.3V) allow MCU peripherals to be operated either 1.8V or 3.3V. External Flashes can be selected based on MCU peripheral voltages.</li> </ol> |               |           |                    |

Estimated Deepsleep/DTIMs current with PSRAM for different input supply options:


| Options | Buck       | SoC LDO    | Flash LDO (LDO-FLASH)/PSRAM | Description   | Estimated Deepsleep Current with PSRAM (for 3.3V) | Estimated DTIM-10 Standby Current with PSRAM (for 3.3V) | Estimated DTIM-3 Standby Current with PSRAM (for 3.3V) |
|---------|------------|------------|-----------------------------|---|---|---|--|
| 1       | In-package | In-package | In-package                  | <p>Single VBATT supply is connected to Chip (either 1.8V or 3.3V)</p> <p>VBATT to be connected to Buck input and Buck output is 1.45V</p> <p>Then Buck output (1.45V) is connected to SoC LDO and its output is 1.05V</p> <p>VBATT input is connected to Flash LDO &amp; its output is 1.8V.</p> <p>Keep buck in PFM mode and SoC LDO output to 0.9v during deepsleep</p> | 350uA   | 390uA   | 435uA  |
| 2       | In-package | In-package | External                    | <p>VBATT to be connected to Buck input and Buck output is 1.45V.</p> <p>Connect external 1.8v supply to PSRAM &amp; IOs. Connect In-package Flash LDO to in-package flash.</p> <p>In Deepsleep mode:</p> <p>Program Buck output as 0.9V &amp; Keep SoC LDO in Bypass mode, then SoC LDO output is 0.9V.</p> <p>Switch-off In-package Flash LDO also.</p>                  | 225uA   | 265uA   | 310uA  |
| 3       | External   | In-package | External                    | <p>Connect external BUCK output 1.45V to SoC LDO &amp; its output is 1.05v.</p> <p>Connect external 1.8v supply to PSRAM, Flash &amp; IOs.</p> <p>Keep SoC LDO output to 0.9V during deepsleep</p>  | 75uA  | 115uA   | 160uA  |

| Options | Buck       | SoC LDO    | Flash LDO (LDO-FLASH)/PSRAM     | Description   | Estimated Deepsleep Current with PSRAM (for 3.3V) | Estimated DTIM-10 Standby Current with PSRAM (for 3.3V) | Estimated DTIM-3 Standby Current with PSRAM (for 3.3V) |
|---------|------------|------------|---------------------------------|---|---|---|--|
| 4*      | In-package | In-package | External with pull up on CS pin | VBATT to be connected to Buck input and Buck output is 1.45V.<br>Connect external 1.8v supply to PSRAM & IOs. Connect In-package Flash LDO to in-package flash.<br>Connect weak pull up on external PSRAM CS pin.<br>In Deepsleep mode:<br>Switch off In-package Buck, SoC LDO and Flash LDO. | 40uA + weak pull up current                       | 80uA+weak pull up current                               | 125uA +weak pull up current                            |

**Note:** \*Option4 is recommended to achieve minimum deep sleep currents while retaining the PSRAM contents.

The options listed above are shown in following diagrams.

Option 1: All supplies are In-package




In this configuration, In-package LDOFLASH with 1.8V is connected to Flash and PSRAM.

PMU\_BG, SCDC, BUCK, LDOSOC and LDOFLASH are analog blocks which generates different voltages for SiWx91x chip.


- VBATT - Input supply connected to chip. It is ranging from 1.8V to 3.3V.
- PMU\_BG - This block generates reference voltage for BUCK, LDOSOC and LDOFLASH
- SCDC - This block generates 1.05V voltage rail which is supply rail for sleep fsm, always-ON domains and other internal Digital blocks
- SoC LDO (LDOSOC) - This block generates 1.15V supply for Chip SOC
- Flash LDO(LDOFLASH) - This block generates 1.8V supply for FLASH/PSRAM Memory
- BUCK- This block generates 1.45V voltage rail as supply for RF circuit and LDOSOC

Option 2: PSRAM supply is External and other supplies are In-package




In this configuration, In-package LDOFLASH with 1.8V is connected to Flash and External PSRAM supply with 1.8V is connected to PSRAM.

Option 3: External Buck and Flash/PSRAM supplies



In this configuration, External Flash/PSRAM supply with 1.8V is connected to Flash and PSRAM.

Option 4: PSRAM supply is External with weak pull-up on CS pin and other supplies are In-package



In this configuration, In-package LDOFLASH with 1.8V is connected to Flash. External PSRAM supply with 1.8V is connected to PSRAM with weak pull-up on CS pin.

### 5.6.1.20 Watchdog Timer

The WatchDog Timer is used to generate an interrupt on timeout and a reset in case of system failure which can be caused by an external event like ESD pulse or due to a software failure. Also the Interrupt can be used as a Wakeup source for transitioning from SLEEP/STANDBY to ACTIVE states.

- Independent watchdog timer.
- Interrupt is generated before the system reset is applied which can be used as a wakeup source.
- Generates reset upon Lockup indication from M4 processor.
- Configurable low frequency clock (32KHz RO, RC and Xtal).
- Configurable timeout period.
- Able to operate when CPU is in SLEEP state during power-save applications
- Individually controllable power domain for low-power applications.

### 5.6.1.21 Calendar

Calendar block acts a RTC with time in seconds, minutes, hours, days, months, years and centuries. The real-time can also be read through APB with accuracy less than a second by reading the millisecond count value and further less also by reading the number of counts of APB clock in 1 millisecond of RTC clock. Accuracy is high.

- Calendar block can provide a seconds trigger and also a msec trigger.
- Calendar block takes care of no. of days in each month and also leap years. It can count up to 4 centuries.
- Real time is readable through APB and also programmable through APB.
- Option to choose either RC clock RO clock as calendar clock.



### 5.6.1.22 General Purpose Timers

The MCU Timer block supports four 32-bit timers, which can be used to generate various timing events for the software. Each of the four timers can be independently programmed to work in periodic or one-shot mode and can be configured either as a microsecond timer or as a counter.

- Four independent 32bit timers
- Supports per timer enable and disable.
- Option to configure each timer as a 32-bit counter or 32-bit microsecond timer.
- Supports 1 $\mu$ s mode and 256 $\mu$ s modes per timer.
- Accounts for integral and fractional value of the time units programmed.
- Microsecond timer supports two modes:
  - 1 Microsecond mode: The time unit is 1 $\mu$ s. Number of microseconds required to be counted has to be programmed.
  - 256microsecond mode: The time unit is 256 $\mu$ s. Number of 256 $\mu$ s units required to be counted has to be programmed. This is useful when the timer is being used for counting large time values and microsecond based tracking not required.
- One shot and periodic modes per timer.
- Option to interrupt the M4 processor on timeout.

### 5.6.1.23 Secure Storage

The Block is used for storing configuration values with data protection feature.

- MCU has 3 set's for storage block
  - First chunk is 64 bits
  - Second chunk is 64 bits
  - Third Chunk is 128 bits
- Each chunk is a power domain.
- Secure mode is available for first and second Chunk.
- Storage space can be used for storing Configuration values

### 5.6.1.24 MVP

The Matrix Vector Processor (MVP) accelerates floating point operations, particularly matrixed complex floating point multiplies and additions. The MVP was designed to offload the major computations of the Angle-of-Arrival (AoA) MUSIC algorithm, although the architecture can generally be used to accelerate other heavily floating-point computational problems such as Machine Learning (ML), Eigen, or BLAS acceleration.

- General purpose instruction set tailored towards algorithms built out of ALU, loop, and load/store instructions
- Enables many high-level array functions, e.g.:
  - Matrix multiplication
  - Element-wise matrix multiplication
  - Matrix addition
  - Power series generation
  - Convolution
- Program flexibility allows efficient iteration over N-D Array elements, including in-place processing of special Matrix views:
  - Element-wise Negate/Conjugate
  - Transpose/Adjoint/Reverse
  - Matrix Blocks (i.e., rectangular parts of matrix)
  - Matrix Slices (i.e., taking rows, columns, or elements uniformly spaced within a matrix)
  - Row-major or column-major ordering
  - Arithmetic Logic Unit (ALU)
- Three 32-bit floating-point input operands, interpreted as real or complex numbers
- Partial integer input support
- One 32-bit floating-point output operands, interpreted as real or complex numbers
- Register bank to hold all input/output operands
- Includes 8 registers for temporary storage and/or accumulation
- Hardware to support 1 complex floating point multiply-accumulate (MAC) per cycle
- Four single-precision floating-point multipliers and adders
- Operations supported at a rate of one operation per cycle:
  - Complex addition, multiplication, and MAC operations
  - Parallel Real multiplication and MAC
  - Parallel Real addition
  - Sum of 4 reals
  - Squared-magnitude of complex/real
  - Integer-to-float conversion
  - Conditional computation
  - Input transformations (per real/complex part of each input)
  - Negation (complex conjugate)
  - Zero-masking (real/imag part decomposition)
- Load/Store Unit (LSU)
- Controls data streaming from Memory to ALU and vice versa
- Pipelined architecture to support two simultaneous 32-bit memory reads and one 32-bit memory write per cycle
- Supports int8/uint8 conversion for both load and store operations
- First-party Direct Memory Access ports (i.e., bus primaries)
- Used by load/store unit for handling accesses to external (system) memory addresses
- Three independent 32-bit AHB primary ports for supporting 2 read channels and 1 write channel simultaneously
- Sequencer
- Coordinates all MVP blocks to execute a sequence of instructions provided via the programming interface
- Handles Array iteration according to instruction sequence and static Array configuration
- Handles Loop iteration according to instruction sequence and static Loop configuration
- Programming interface
- Control registers for starting/stopping engine
- Status registers about ongoing and finished instruction sequences
- Fault status
- Useful information for debug

- Breakpoint and Stepping Controls for Debug
- Interrupts and faults
- Instruction sequence completion
- Bus faults
- Loop faults
- Array faults
- Array configuration registers
- Loop configuration registers
- Instruction queue registers
- Array iteration
- ALU operations
- Looping

#### 5.6.1.25 SYSRTC

The SYSRTC (System Real Time Clock) is a highly configurable RTC capable of serving multiple cores. It contains up to 8 groups, where the number of compare- and capture-channels within each group is parameterized individually. Each group has its own interrupt- and configuration-registers. The main idea is to save power by letting all groups share a single counter.

- 32-bit counter
- 32 kHz / 1kHz intended operation
- Low energy mode and wake-up
- Up to 8 groups
- 1-2 compare channels per group
- 0-1 capture channel per group
- Optional debug halting
- Optional alternate interrupt/wake-up per group
- Software Reset

### 5.6.2 Analog Peripherals and Interfaces

#### 5.6.2.1 Capacitive Touch

- 8 input channels - all the input channels are shared with GPIOs
- 1 shield channel - To reduce sensitivity to mesh capacitance
- Capacitive input and resistor input are connected to two GPIOs each
- Programmable input clock source from the available clocks in the chip
- Controls the rate of scanning for all sensors with configurable inter sensor scan ON time
- Supports both samples streaming and cumulative average mode
- DMA capable
- 8, 16 and 32-bit pseudo-random number for generating two non overlapping streams with configurable delay
- Programmable polynomial and seed values for pseudo-random number generator
- Provides wake up indication after capacitive touch sensing

### 5.6.2.2 Analog to Digital Converter (ADC)

The ADC with up to 12 bits of resolution at 5 MSPS

- 12 bit ADC Output in 2's complement representation
- GPIOs in High Power mode for ADC Operation
  - Signal Ended Mode
    - 17 External configuration selection
    - 5 Internal configuration selection
      - Internal Temperature sensor
      - 3 Opamp Outputs
      - DAC output for internal reference
  - Differential Mode
    - 8 external differential mode configuration selection
    - 4 Internal configuration selection.
      - 3 Opamp Outputs
      - DAC output for internal reference
- GPIOs in Low Power mode for ADC Operation
  - Signal Ended Mode
    - 11 External configuration selection.
    - 5 Internal configuration selection.
      - Internal Temperature sensor.
      - 3 Opamp Outputs
      - DAC output for internal reference
  - Differential Mode
    - 5 external differential mode configuration selection.
    - 4 Internal configuration selection.
      - 3 Opamp Outputs
      - DAC output for internal reference
- 10MHz to 32KHz allowed ADC\_CLK
- Configurable DMA to support 16 channels for storing AUXADC data in ULP SRAM.
- Measurement range 0 to AUXADC\_VREF(1.8v to 3.3v)

The ADC has five modes of operation:

- Single ended input with noise averaging
- Single ended input without noise averaging
- Differential input with noise averaging
- Differential input without noise averaging
- Shutdown mode.

### 5.6.2.3 Digital to Analog Converter (DAC)

DAC can take 10 bit digital inputs and convert them into analog voltage within range  $5 \cdot v_{dd}/36$  to  $31 \cdot v_{dd}/36$ . Vdd can vary from 1.8 volts to 3.63 volts.

- 10-bit resolution
- Single ended DAC
- Monotonic by design
- Max sampling frequency is 5MHz for DAC\_CLK
- Supports Operational mode and Shutdown modes

#### 5.6.2.4 OPAMP

- 3 general purpose Operational Amplifiers (OPAMP) offering rail-to-rail inputs and outputs.
- Each of the three opamps has 2 inputs (inp, inn) and 1 output.
- opamps can take inputs from GPIOs and their outputs can be seen on GPIOs
- configured in either low power mode or high power mode
- opamps can be configured as:
  - Unity gain amplifier
  - Trans-Impedance Amplifier(TIA)
  - Non-inverting Programmable Gain Amplifier (PGA)
  - Inverting Programmable Gain Amplifier
  - Non-inverting Programmable hysteresis comparator
  - Inverting Programmable hysteresis comparator
  - Cascaded Non-Inverting PGA
  - Cascaded Inverting PGA
  - Two opamps Differential Amplifier
  - Instrumentation Amplifier

#### 5.6.2.5 Analog Comparators

Analog comparators peripheral consists of two analog comparators, a reference buffer, a scaler and a resistor bank. Both comparators can take inputs from GPIOs.

The comparator compares analog inputs p and n to produce a digital output, cmp\_out according to:

$p > n$ , cmp\_out = 1

$p < n$ , cmp\_out = 0

The following cases of comparison are possible

- Compare external pin inputs
- Compare external pin input to internal voltages.
- Compare internal voltages.

The inputs of 2 comparators can be programmed independently. The reference buffer, scaler and resistor bank are shared between the two comparators and can be enabled only when atleast one of the comparators is enabled.

#### 5.6.2.6 Temperature Sensor

There are two independent temperature sensors integrated. Ring Oscillator (RO) based temperature sensor and BJT based temperature sensor.

BJT based sensor works for temperature range from  $-40^{\circ}$  to  $125^{\circ}$  and voltage variation from 1.8V to 3.63V. It outputs the digital word having resolution of nearly 1 degree C. The conversion time is 2 clock cycles of ADC after turning ON the temperature sensor.

RO based sensor outputs 2 clocks.

The temperature reading of the sensor is accessed by configuring the ADC inputs to temperature sensor

#### 5.6.2.7 IR Decoder

This is a general purpose Infrared receiver, which can decode all IR protocol (RC5, NEC,.. etc) with Software intervention. It takes IR pulses from external IR sensor connected through GPIO's

- IR Decoder clocked by a low power 32 KHz RC clock
- Programmable Active and Sleep window duration for IR data monitoring

Wakeup source to existing low power sleep state

## 5.7 Bootloader

The Bootloader controls the initial operation of the device after any form of reset. The Bootloader supports Flash programming and initial startup of the application code. Bootloader supports following features:

- Two Bootloaders - Security Bootloader and Application Bootloader
- Support for ISP (In-System Programming) through multiple interfaces - UART, SPI and SDIO
- Auto-detection of ISP interface. The host interfaces are the external peripheral interfaces over which Bootloader can receive commands or firmware when in ISP mode. The Bootloader supports UART, SPI and SDIO interfaces. Bootloader in ISP mode waits for data on any of these interfaces and can automatically detect which interface the data is being received.
- Support for secure boot
- Support for secure firmware upgrade using PUF based Roots-of-Trust (RoT)
- Anti-rollback protection. This feature prevents the firmware version from being downgraded. A new firmware is allowed to be upgraded only if it is equal to or greater than the current firmware.
- Secure Key Management and Protection
- Support for different flash protection levels and write-protected Flash
- Secure XIP from Flash
- Fail-proof migration of current active firmware to new (update) firmware
- Public key cryptography (digital signature) based authentication

The SiWx91x includes two Bootloaders - Security Bootloader and Application Bootloader. The Security Bootloader runs on the Security processor and the Application Bootloader runs on the Cortex M4 processor. On any reset, execution will always start in Security Bootloader, which is responsible for all security features, ISP and firmware upgradation. Once the Security Bootloader finishes its tasks, it enables the Application Bootloader. The Application bootloader will load and execute the application and also execute wakeup sequence on wakeup from sleep.

The following are the sources, which can trigger the Bootloader:

- Primary reset (RESET\_N\_PAD)
- Power on reset (POC\_IN)
- Watchdog reset
- Black out monitor
- Reset request through SYSRESETREQn bit in the Cortex-M4 processor
- Wake-up from Sleep

## 5.8 Security

### 5.8.1 Security Features

- Secure Boot
- Secure OTA Firmware update
- TRNG : Generates high-entropy random numbers based on RF noise, increasing the effort/time needed to expose secret keys
- Secure Zone
- Secure Key storage : HW device identity and key storage with PUF
- Secure Debug
- Anti Rollback : Firmware downgrade to a lower version is prohibited through OTP to prevent the use of older, potentially vulnerable FW version
- Secure XIP from flash with XTS/CTR mode
- Secure Attestation : Allows a device to authenticate its identity using a cryptographically signed token and exchange of secret keys
- Hardware Accelerators: AES128/256/192, SHA256/384/512, HMAC, RNG, CRC, SHA3, AES-GCM/ CMAC, ChaCha-poly
- Software Accelerators: RSA and ECC
- Programmable Secure Hardware Write protect for Flash sectors

## 5.8.2 Secure Bootup

### Key Features

- Ensures your device runs authentic code in the boot and OTA update to eliminate malware insertion threats
- Secure Immutable Bootloader in ROM.
- Authenticates signatures of all other SW using public keys.
- Protocol and Application flash images can be encrypted with separate keys.

On reset, the Security Bootloader configures the module hardware based on the configuration present in the eFuse. It also passes the required information from the eFuse to the Application Bootloader. The Security Bootloader validates the integrity and authenticity of the firmware in the Flash and invokes the Application Bootloader. It detects and prevents execution of unauthorized software during the boot sequence. The Bootloader uses public & private key based digital signatures to recognize authentic software. The Security Bootloader provides provision for inline execution (XIP) of encrypted firmware from Flash. The Bootloader provides 3 flash protection levels which can be used to secure different sections of the Flash for different purposes:

- Protection level 1: Stored at manufacturing, not allowed to modify by the Security Bootloader
- Protection level 2: Allowed to modify by the Bootloader only, usually used to maintain secure information used/consumed by Bootloader
- Protection level 3: Allowed to modify by the Bootloader only, usually used to maintain protected firmware images.

The protection levels are written to Flash during the manufacturing process. The write-protection feature prevents the application program from changing the Flash protection levels.

The Security configurations can be enabled or disabled during the manufacturing process.

## 5.8.3 Secure XiP

- Execute SW directly from Flash instead of copying it into RAM
- Images are saved in encrypted format and decrypted using device-specific PUF intrinsic keys while executing. In-line decryption based on-the-fly AES engine (based on PUF keys). Multiple protection levels can be set for flash, including unmodifiable. XTS/CTR modes supported.

## 5.8.4 Secure Firmware Upgrade

### Secure firmware upgrade via host interface :

The secure firmware upgrade feature of the Bootloader checks the authenticity of the new firmware image along with its integrity. The Bootloader automatically detects the host interface in use and configures the host interface hardware accordingly. The Bootloader updates the image only after successfully validating the authenticity and integrity of the image. It prevents downgrade to a lower version of firmware using the anti-rollback feature, if it is enabled. The Bootloader also supports transparent migration to a wirelessly updated image and protection against failures by providing recovery mechanisms.

### Secure OTA :

- Secure OTA update to eliminate malware insertion threats.
- Wireless and Application image transfer over the air.
- Wireless processor authenticates the signatures of OTA image using public keys
- Bootloader copies the OTA image to primary firmware location upon successful authentication .

## 5.8.5 Secure Zone

### Key Features

- Barrier between the Security/Protocol core and Application core.
- No access to the security processor, memory, and HW registers from external peripherals, including the Cortex-M4

The Secure Zone is hardware enforced isolation between the trusted and non-trusted modules in the system. Secure zone protects the secure assets residing in secure execution environment by restricting direct access. It also provides a secure execution environment to store confidential data. The Bootloader configures Secure Zone, secure firmware upgrade and secure bootup in "Secure Zone enabled" mode. This mode is programmed during the manufacturing process.

### 5.8.6 In-System Programming (ISP)

In System Programming (ISP) is programming or reprogramming of the flash through boot loader using UART, SPI, and SDIO (GPIO-25 to GPIO-30) interfaces. This can be done after the part is integrated on end-user board. Boot loader can be requested to boot in ISP mode by pulling down a specific GPIO pin. This pin has to be left unconnected during reset for the boot loader to bypass ISP and execute the code that is present in flash. ISP mode can be used to reprogram the flash, if the application codes use JTAG pins for functional use. On boot up, if the application code goes into a state where JTAG interface is not functioning, ISP mode can be used to gain the control and to reprogram the flash.

### 5.8.7 Secure Debug

#### Key Features

- Debug ports are disabled in HW by default.
- It can be enabled in SW using cryptographically secure host interface commands validated by immutable bootloader
- It allows the device's JTAG ports to be locked and unlocked.

### 5.9 Debug Support

MCU implements complete hardware debug solution. This provides high system visibility of the M4 processor and memory through either a traditional JTAG port or a 2-pin Serial Wire Debug (SWD) port that is ideal for microcontrollers and other small package devices.

In Serial Wire Viewer (SWV) mode, a one-bit serial protocol is used and this reduces the number of output signal to one. When combining SWV with Serial-Wire debug protocol, the Text Data Output (TDO) pin normally used for Joint Test Action Group (JTAG) protocol can be shared with SWV.

The Embedded Trace Macrocell (ETM) provides high bandwidth instruction trace via four dedicated trace. The MCU\_CLK\_OUT frequency must be in the range of 40Mhz to 90MHz to Instruction trace using ETM component.

### 5.10 WLAN

- Compliant to single-spatial stream IEEE 802.11 b/g/n/ax with single band (2.4 GHz) support
- Support for 20 MHz channel bandwidth for 802.11n and 802.11ax.
- Operating Modes: Wi-Fi 4 STA, Wi-Fi 6 (802.11ax) STA, Wi-Fi 4 AP, Enterprise STA, Wi-Fi 6 STA + Wi-Fi 4 AP, Wi-Fi + BLE
- Wi-Fi 6 Features: Individual Target wake-up time (iTWT), Broadcast TWT (bTWT), SU extended range (ER), DCM (Dual Carrier Modulation), DL MU-MIMO, DL/UL OFDMA, MBSSID, BFRP, Spatial Re-use, BSS Coloring, and NDP feedback up to 4 antennas
- Integrated PA
- Data Rates—802.11b: up to 11 Mbps; 802.11g: up to 54 Mbps; 802.11n: MCS0 to MCS7; 802.11ax: MCS0 to MCS7
- Operating Frequency Range: 2412 MHz – 2484 MHz

#### 5.10.1 MAC

- Conforms to IEEE 802.11b/g/n/j/ax standards for MAC
- Hardware accelerators for AES
- WPA, WPA2, WPA3 and WMM support
- AMPDU aggregation for high performance
- Firmware downloaded from host based on application
- Hardware accelerators for DH (for WPS) and ECDH

#### 5.10.2 Baseband Processing

- Supports 11b: DSSS for 1, 2 Mbps and CCK for 5.5, 11 Mbps
- Supports all OFDM data rates
  - 802.11g: 6, 9, 12, 18, 24, 36, 48, 54 Mbps
  - 802.11ax, 802.11n: MCS 0 to MCS 7
- High-performance multipath handling in OFDM, DSSS, and CCK modes



## 5.11 Bluetooth

### Key Features

- Transmit power up to +20 dBm with integrated PA
- Receive sensitivity — LE: -95 dBm, LR 125 Kbps: -106 dBm
- Operating Frequency Range — 2.402 GHz - 2.480 GHz
- Support LE (1 Mbps & 2 Mbps) and LR (125 Kbps & 500 Kbps) rates
- Advertising extensions
- Data length extensions
- LL privacy
- LE dual role
- BLE acceptlist
- BLE 2 peripheral & 2 central connections or 1 central & 1 peripheral connection, 8 peripheral & 2 central
- BLE Mesh (4 nodes) for limited switch use case.

### 5.11.1 MAC

#### Link Manager

- Creation, modification & release of physical links
- Connection establishment between Link managers of two Bluetooth devices
- Link supervision is implemented in Link Manager
- Link power control is done depending on the inputs from Link Controller
- Enabling & disabling of encryption & decryption on logical links
- Support for security using AES hardware accelerator

#### Link Controller

- Encodes and decodes header of BLE packets
- Manages flow control, acknowledgment, re-transmission requests, etc.
- Stores the last packet status for all physical transports
- Indicates the success status of packet transmission to upper layers
- Indicates the link quality to the LMP layer

#### Device Manager

- Executes HCI Commands
- Controls Scan & Connection processes
- Controls all BLE Device operations except data transport operations
- BLE Controller state transition management
- Anchor point synchronization & management
- Scheduler

### 5.11.2 Baseband Processing

- Supports BLE 1Mbps, 2Mbps and long range 125kbps, 500kbps

## 5.12 RF Transceiver

- SiWx917 features two highly configurable RF transceivers supporting WLAN 11b/g/n/ax and Bluetooth LE wireless protocols. Both RF transceivers together operating in multiple modes covering High Performance (HP) and Low Power (LP) operations. List of operating modes are given in next section.
- It contains two fully integrated fractional-N frequency synthesizers having reference from internal oscillator with 40MHz crystal. One of the synthesizer is a low power architecture which also caters single-bit data modulation feature for Bluetooth LE protocols.
- There are two transmitter chains in the chip. First one uses a direct conversion architecture getting carrier signal from the high-performance frequency synthesizer. It contains an on-chip balun and its output is terminated as single-ended output at “RF\_TX” pin. This transmitter supports all the mentioned WLAN protocols, and Bluetooth LE protocol for high output power. The second transmitter is a low power architecture for supporting constant envelope modulation formats. This has two outputs differentiated by their maximum output power level. The 0dBm output is shared with “RF\_RX” pin and the 8 dBm output is terminated at “RF\_BLETX” pin.
- The receiver contains two front end paths with a configurable common LNA catering HP and LP operations. This also has two analog base-band blocks where one is zero-IF architecture supporting all the mentioned WLAN protocols and the other one is low-IF architecture supporting Bluetooth LE. Input to the pin is “RF\_RX” sharing with 0dBm Tx output.
- Impedance matching for each RF pins need to be done separately for optimum performance.

### 5.12.1 Receiver and Transmitter Operating Modes

The radio is highly configurable. The available radio operating modes are

- WLAN HP TX - WLAN High-Performance Transmitter
- WLAN HP RX - WLAN High-Performance Receiver
- WLAN LP RX - WLAN Low-Power Receiver
- BLE HP TX - Bluetooth LE High-Performance Transmitter
- BLE HP RX - Bluetooth LE High-Performance Receiver
- BLE LP TX - Bluetooth LE Low-Power Transmitter
- BLE LP RX - Bluetooth LE Low-Power Receiver

## 5.13 Embedded Wi-Fi Software

- The wireless software package supports Embedded Wi-Fi (802.11 b/g/n/ax) Client mode, Wi-Fi Access point mode (up to 4 clients), and Enterprise Security in client mode.
- The software package includes complete firmware and application profiles.
- It has a wireless coexistence manager to arbitrate between protocols.

### 5.13.1 Security

Wireless software supports multiple levels of security capabilities available for the development of IoT devices.

- Accelerators: AES128/256
- WPA/WPA2/WPA3-Personal, WPA/WPA2 Enterprise for Client

## 5.14 Low Power Modes

It supports Ultra-low power consumption with multiple power modes to reduce system energy consumption.

- Dynamic Voltage and Frequency Scaling
- Deep sleep (ULP) mode with only the sleep timer active – with and without RAM retention
- Wi-Fi standby associated mode with automatic periodic wake-up
- Automatic clock gating of the unused blocks or transit the system from Normal to ULP mode.

### 5.14.1 ULP Mode

In Ultra Low Power mode, the deep sleep manager has control over the other subsystems and M4 processors and controls their active and sleep states. During deep sleep, the always-on logic domain operates on a lowered supply and a 32 KHz low-frequency clock to reduce power consumption. The ULP mode supports the following wake-up options:

- Timeout wakeup - Exit sleep state after programmed timeout value.
- GPIO Based Wakeup: Exit sleep state when GPIO goes High/Low based on programmed polarity.
- Analog Comparator Based wakeup - Exit sleep state on an event at the analog comparator.
- RTC Timer wakeup - Exit Sleep state on timeout of RTC timer
- WatchDog Interrupt based wakeup - Exit Sleep state upon watchdog interrupt timeout.

## 5.15 Wireless Subsystem Memory

### 5.15.1 On-Chip Memory

The ThreadArch® processor has the following memory:

- On-chip SRAM of 672/480/416/352Kbytes based on chip configuration
- 448Kbytes of ROM which holds the Secure primary bootloader, Network Stack, Wireless stacks and security functions
- 16Kbytes of Instruction cache enabling eExecute In Place (XIP) with quad SPI flash memory.
- eFuse of 1024 bytes (used to store primary boot configuration, security and calibration parameters)

The Following memory configuration between MCU and Wireless Sub-system are possible:

**Table 5.12. Possible Memory Configurations between MCU and Wireless Sub-system**

| No. | MCU memory size | Wireless Subsystem memory size | Config Name | Comments   |
|-----|-----------------|--------------------------------|-------------|--|
| 1.  | 320K            | 352K                           | Config-6    | ULP mode is possible (PS4 and PS2)   |
| 2.  | 256K            | 416K                           | Config-4    | ULP mode is not possible (PS4 only)<br>MCU 320k RAM Retention not possible |
| 3.  | 192K            | 480K                           | Config-2    | ULP mode is not possible (PS4 only)<br>MCU 320k RAM Retention not possible |

**Note:** SiWx917 parts have on-chip flash memory

## 5.16 Pad Configuration

There are multiple processor sub-systems containing SZP (Secure Zone Processor), MCU HP (High Performance) and MCU ULP (Ultra Low Power) which share these common set of GPIO pads. These GPIO pads are controllable by either SZP, MCU HP or MCU ULP. PAD selection register has to be programmed to control the PAD behavior for each GPIO. The SZP and MCU HPGPIOs are available only in PS4/PS3 power states whereas MCU ULP GPIOs are available in all the power states except sleep modes. The UULP Vbat GPIOs are available in all power states.

The SZP, MCU HP and MCU ULP GPIOs PAD are programmable, multi-voltage (1.8V, 3.3V) general purpose, bi-directional I/O buffer with a selectable LVCMOS (Low Voltage CMOS) input or LVCMOS Schmitt trigger input and programmable pull-up/pull-down. In the full-drive mode, this buffer can operate in excess of 100MHz frequency with 15pF external load and 125 MHz with 10pF load, but actual frequency is load and system dependent. A maximum of 200MHz can be achieved under small capacitive loads.

The following PAD configurations can be controlled by software for SZP, MCU HP and MCU ULP GPIOs.

- Bi-directional IO capability
- Multi-voltage DVDD capability (1.8V, 3.3V)
- Power-on-Start (POS) capable
- Optimized for EMC (low di/dt switching supply noise) with SSO (Simultaneous Switching Output) factor of 8
- Four (4) Programmable output drive strengths (rated 2mA, 4mA, 8mA, and 12mA)
- Selectable output slew-rate (slow / fast)
- Open drain output mode (Logic low or high on input and use OEN as data input)
- LVCMOS/LVTTL compatible input with selectable hysteresis
- Programmable input options (pull-up, pull-down, repeater, or plain input)
- No power sequence requirements, I/Os are tri-stated when core power is not valid (POC control). These are tri-stated even if the system is under reset or in the deep sleep power state.

The following PAD configurations can be controlled by software for UULP Vbat GPIOs.

- Bi-directional IO capability
- Multi-voltage DVDD capability (1.8V, 3.3V)

## 5.17 Interrupts

- Nested vectored interrupt controller (NVIC) for interrupts handling
- Supports 99 interrupts
- Flexible exception and interrupt management
- Nested exception/interrupt support
- Vectored exception/interrupt entry
- Interrupt configurations, prioritization, and interrupt masking

## 6. Pinout and Pin Description

### 6.1 Pin Diagram




Figure 6.1. SiWx917xxxxxxBA

## 6.2 Pin Description

## 6.2.1 RF and Control Interfaces

Table 6.1. Chip Packages - RF and Control Interfaces

| Pin Name   | QFN Pin Number | QFN I/O Supply Domain | Direction | Initial State (Power up, Active Reset) | Description   |
|------------|----------------|-----------------------|-----------|--|---|
| RF_TX      | A9             | PA2G_AVDD             | Output    | NA                                     | 2.4 GHz RF Output.  |
| RF_RX      | A10            | RF_AVDD               | Inout     | NA                                     | 2.4GHz RF Input for WLAN and BLE. It can also be used as BLE 0 dBm RF Output  |
| RF_BLETX   | A11            | RF_AVDD               | Output    | NA                                     | BLE 8 dBm RF Output   |
| RESET_N    | A31            | UULP_VBATT_2          | Input     | NA                                     | Active-low reset asynchronous reset signal. RESET_N will be pulled low if POC_IN is low.  |
| POC_IN     | A27            | UULP_VBATT_1          | Input     | NA                                     | This is an input to the chip. It should be made high only after supplies are valid to ensure the IC is in safe state until valid power supply is available. |
| POC_OUT    | B25            | UULP_VBATT_1          | Output    | NA                                     | This is internally generated. Initially, it is low. But it becomes high when the supplies (UULP_VBATT_1, UULP_VOUTSCDC) are valid.                          |
| ULP_GPIO_0 | A35            | ULP_IO_VDD            | Inout     | NA                                     | Antenna select pin for External switch configuration. Please refer to Reference schematics for more info.   |
| ULP_GPIO_4 | B21            | ULP_IO_VDD            | Inout     | NA                                     | Antenna select pin for External switch configuration. Please refer to Reference schematics for more info.   |
| ULP_GPIO_5 | A19            | ULP_IO_VDD            | Inout     | NA                                     | Antenna select pin for External switch configuration. Please refer to Reference schematics for more info.   |

## 6.2.2 Power and Ground Pins

**Table 6.2. Chip Packages - Power and Ground Pins**

| Pin Name               | Type   | QFN Pin Number | Direction | Description  |
|------------------------|--------|----------------|-----------|--|
| UULP_VBATT_1           | Power  | A26            | Input     | Always-on VBATT Power supply to the UULP domains.  |
| UULP_VBATT_2           | Power  | A30            | Input     | Always-on VBATT Power supply to the UULP domains.  |
| RF_VBATT               | Power  | A12            | Input     | Always-on VBATT Power supply to the RF.  |
| VINBCKDC               | Power  | A33            | Input     | Power supply for the on-chip Buck.   |
| VOUTBCKDC              | Power  | B29            | Output    | Output of the on-chip Buck.  |
| VINLDOSOC              | Power  | B30            | Input     | Power supply for SoC LDO. Connect to VOUTBCKDC as per the Reference Schematics.                              |
| VOUTLDOSOC             | Power  | A34            | Output    | Output of SoC LDO.   |
| VINLDO1P8              | Power  | B31            | Input     | Power supply for 1.8V LDO.   |
| VOUTLDO1P8             | Power  | B32            | Output    | Output of 1.8V LDO which is used for Flash supply  |
| VOUTLDOAFE             | Power  | B13            | Output    | Output of AFE LDO.   |
| FLASH_IO_VDD           | Power  | A2             | Input     | I/O Supply for Flash. Connect to VOUTLDO1P8 as per the Reference Schematics.                                 |
| IO_VDD_1               | Power  | A3             | Input     | I/O Supply for GPIOs. Refer to the GPIOs section for details on which GPIOs have this as the I/O supply.     |
| IO_VDD_2               | Power  | B14            | Input     | I/O Supply for GPIOs. Refer to the GPIOs section for details on which GPIOs have this as the I/O supply.     |
| IO_VDD_3 (SDIO_IO_VDD) | Power  | B1             | Input     | I/O Supply for SDIO I/Os. Refer to the GPIOs section for details on which GPIOs have this as the I/O supply. |
| ULP_IO_VDD             | Power  | B33            | Input     | I/O Supply for ULP GPIOs.  |
| PA2G_AVDD              | Power  | B8             | Input     | Power supply for the 2.4 GHz RF Power Amplifier.   |
| RF_AVDD                | Power  | A8, A14, B11   | Input     | Power supply for the 2.4 GHz RF and AFE. Connect to VOUTBCKDC as per the Reference Schematics.               |
| AUX_AVDD               | Power  | B34            | Output    | Output supply for the Analog peripherals.  |
| UULP_VOUTSCDC          | Power  | B23            | Output    | UULP Switched Cap DCDC Output.   |
| UULP_VOUTSCDC_RETN     | Power  | A28            | Output    | UULP Retention Supply Output.  |
| C_VDD                  | Power  | B2, A18, B38   | Input     | Power supply for the digital core. Connect to the VOUTLDOSOC as per the Reference Schematics.                |
| GND                    | Ground | GND Paddle     | GND       | Common ground pins.  |

### 6.2.3 Peripheral Interfaces

**Table 6.3. Chip Packages - Peripheral Interfaces**

| Pin Name | QFN Pin Number | QFN I/O Supply Domain | Direction | Initial State (Power up, Active Reset) | Description <sup>1,2,3,4</sup>  |         |       |       |       |
|----------|----------------|-----------------------|-----------|--|---|---------|-------|-------|-------|
| GPIO_6   | B20            | IO_VDD_1              | Inout     | HighZ                                  | <table border="1"> <thead> <tr> <th>Default</th> <th>Sleep</th> </tr> </thead> <tbody> <tr> <td>HighZ</td> <td>HighZ</td> </tr> </tbody> </table> <p>Refer to GPIO Muxing Tables for configuration.</p>   | Default | Sleep | HighZ | HighZ |
| Default  | Sleep          |                       |           |  |   |         |       |       |       |
| HighZ    | HighZ          |                       |           |  |   |         |       |       |       |
| GPIO_7   | B19            | IO_VDD_1              | Inout     | HighZ                                  | <table border="1"> <thead> <tr> <th>Default</th> <th>Sleep</th> </tr> </thead> <tbody> <tr> <td>HighZ</td> <td>HighZ</td> </tr> </tbody> </table> <p>PTA_GRANT: "PTA Grant" output signal is part of 3-wire coexistence (Packet Traffic Arbitration) interface. If PTA feature is enabled, use it as PTA_GRANT. If PTA feature is not enabled, refer to GPIO Muxing Tables for configuration.</p> | Default | Sleep | HighZ | HighZ |
| Default  | Sleep          |                       |           |  |   |         |       |       |       |
| HighZ    | HighZ          |                       |           |  |   |         |       |       |       |
| GPIO_8   | A20            | IO_VDD_1              | Inout     | HighZ                                  | <table border="1"> <thead> <tr> <th>Default</th> <th>Sleep</th> </tr> </thead> <tbody> <tr> <td>HighZ</td> <td>HighZ</td> </tr> </tbody> </table> <p>Refer to GPIO Muxing Tables for configuration.</p>   | Default | Sleep | HighZ | HighZ |
| Default  | Sleep          |                       |           |  |   |         |       |       |       |
| HighZ    | HighZ          |                       |           |  |   |         |       |       |       |
| GPIO_9   | A21            | IO_VDD_1              | Inout     | HighZ                                  | <table border="1"> <thead> <tr> <th>Default</th> <th>Sleep</th> </tr> </thead> <tbody> <tr> <td>HighZ</td> <td>HighZ</td> </tr> </tbody> </table> <p>Refer to GPIO Muxing Tables for configuration.</p>   | Default | Sleep | HighZ | HighZ |
| Default  | Sleep          |                       |           |  |   |         |       |       |       |
| HighZ    | HighZ          |                       |           |  |   |         |       |       |       |
| GPIO_10  | B3             | IO_VDD_1              | Inout     | HighZ                                  | <table border="1"> <thead> <tr> <th>Default</th> <th>Sleep</th> </tr> </thead> <tbody> <tr> <td>HighZ</td> <td>HighZ</td> </tr> </tbody> </table> <p>Refer to GPIO Muxing Tables for configuration.</p>   | Default | Sleep | HighZ | HighZ |
| Default  | Sleep          |                       |           |  |   |         |       |       |       |
| HighZ    | HighZ          |                       |           |  |   |         |       |       |       |
| GPIO_11  | B4             | IO_VDD_1              | Inout     | HighZ                                  | <table border="1"> <thead> <tr> <th>Default</th> <th>Sleep</th> </tr> </thead> <tbody> <tr> <td>HighZ</td> <td>HighZ</td> </tr> </tbody> </table> <p>Refer to GPIO Muxing Tables for configuration.</p>   | Default | Sleep | HighZ | HighZ |
| Default  | Sleep          |                       |           |  |   |         |       |       |       |
| HighZ    | HighZ          |                       |           |  |   |         |       |       |       |
| GPIO_12  | A4             | IO_VDD_1              | Inout     | HighZ                                  | <p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p> <p>Refer to GPIO Muxing Tables for configuration.</p>   |         |       |       |       |



| Pin Name | QFN Pin Number | QFN I/O Supply Domain | Direction | Initial State (Power up, Active Reset) | Description <sup>1,2,3,4</sup>   |
|----------|----------------|-----------------------|-----------|--|--|
| GPIO_15  | A41            | IO_VDD_3              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration  |
| GPIO_25  | B40            | IO_VDD_3              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration  |
| GPIO_26  | A1             | IO_VDD_3              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration  |
| GPIO_27  | B39            | IO_VDD_3              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration. |
| GPIO_28  | A44            | IO_VDD_3              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration  |
| GPIO_29  | A43            | IO_VDD_3              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration  |
| GPIO_30  | A42            | IO_VDD_3              | Inout     | Pullup                                 | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration. |
| GPIO_46  | A5             | IO_VDD_1              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration. |
| GPIO_47  | A7             | IO_VDD_1              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration. |
| GPIO_48  | B7             | IO_VDD_1              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration. |

| Pin Name   | QFN Pin Number | QFN I/O Supply Domain | Direction | Initial State (Power up, Active Reset) | Description <sup>1,2,3,4</sup>   |
|------------|----------------|-----------------------|-----------|--|--|
| GPIO_49    | B6             | IO_VDD_1              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration. |
| GPIO_50    | A6             | IO_VDD_1              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration. |
| GPIO_51    | B5             | IO_VDD_1              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration. |
| GPIO_52    | A38            | IO_VDD_1              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration  |
| GPIO_53    | B35            | IO_VDD_1              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration  |
| GPIO_54    | A39            | IO_VDD_1              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration  |
| GPIO_55    | B36            | IO_VDD_1              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration  |
| GPIO_56    | A40            | IO_VDD_1              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration  |
| GPIO_57    | B37            | IO_VDD_1              | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration  |
| ULP_GPIO_0 | A35            | ULP_IO_VDD            | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration  |

| Pin Name   | QFN Pin Number | QFN I/O Supply Domain | Direction | Initial State (Power up, Active Reset) | Description <sup>1,2,3,4</sup>  |
|------------|----------------|-----------------------|-----------|--|---|
| ULP_GPIO_1 | B22            | ULP_IO_VDD            | Inout     | HighZ                                  | <p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p> <p>PTA_REQ: "PTA Request" input signal is part of 3-wire coexistence (Packet Traffic Arbitration) interface. If PTA feature is enabled, use it as PTA_REQ. If PTA feature is not enabled, refer to GPIO Muxing Tables for configuration.</p>    |
| ULP_GPIO_2 | A37            | ULP_IO_VDD            | Inout     | HighZ                                  | <p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p> <p>Refer to GPIO Muxing Tables for configuration</p>  |
| ULP_GPIO_4 | B21            | ULP_IO_VDD            | Inout     | HighZ                                  | <p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p> <p>Refer to GPIO Muxing Tables for configuration</p>  |
| ULP_GPIO_5 | A19            | ULP_IO_VDD            | Inout     | HighZ                                  | <p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p> <p>Refer to GPIO Muxing Tables for configuration</p>  |
| ULP_GPIO_6 | A22            | ULP_IO_VDD            | Inout     | HighZ                                  | <p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p> <p>PTA_PRIO: "PTA Priority" input signal is part of 3-wire coexistence (Packet Traffic Arbitration) interface. If PTA feature is enabled, use it as PTA_PRIO. If PTA feature is not enabled, refer to GPIO Muxing Tables for configuration.</p> |
| ULP_GPIO_7 | B18            | ULP_IO_VDD            | Inout     | HighZ                                  | <p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p> <p>Refer to GPIO Muxing Tables for configuration</p>  |
| ULP_GPIO_8 | A36            | ULP_IO_VDD            | Inout     | HighZ                                  | <p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p> <p>Refer to GPIO Muxing Tables for configuration</p>  |
| ULP_GPIO_9 | A24            | ULP_IO_VDD            | Inout     | HighZ                                  | <p><b>Default:</b> HighZ</p> <p><b>Sleep:</b> HighZ</p> <p>Refer to GPIO Muxing Tables for configuration</p>  |

| Pin Name         | QFN Pin Number | QFN I/O Supply Domain | Direction | Initial State (Power up, Active Reset) | Description <sup>1,2,3,4</sup>  |
|------------------|----------------|-----------------------|-----------|--|---|
| ULP_GPIO_10      | A23            | ULP_IO_VDD            | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration         |
| ULP_GPIO_11      | B17            | ULP_IO_VDD            | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration         |
| UULP_VBAT_GPIO_0 | B10            | UULP_VBATT_1          | Output    | High                                   | <b>Default:</b> EXT_PG_EN<br><b>Sleep:</b> EXT_PG_EN<br>Refer to GPIO Muxing Tables for configuration |
| UULP_VBAT_GPIO_1 | B27            | UULP_VBATT_1          | Inout     | HighZ                                  | <b>Default:</b> High<br><b>Sleep:</b> High<br>Refer to GPIO Muxing Tables for configuration           |
| UULP_VBAT_GPIO_2 | B24            | UULP_VBATT_1          | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration         |
| UULP_VBAT_GPIO_3 | A25            | UULP_VBATT_1          | Inout     | HighZ                                  | <b>Default:</b> HighZ<br><b>Sleep:</b> HighZ<br>Refer to GPIO Muxing Tables for configuration         |
| JTAG_TCK_SWCLK   | A17            | IO_VDD_2              | Input     | Pullup                                 | JTAG interface clock or serial wire clock.  |
| JTAG_TDI         | B16            | IO_VDD_2              | Input     | Pullup                                 | JTAG interface input data.  |
| JTAG_TMS_SWDIO   | A16            | IO_VDD_2              | Input     | Pullup                                 | JTAG interface Test Mode Select signal. Bi-directional data pin for SWD Interface.                    |

| Pin Name     | QFN Pin Number | QFN I/O Supply Domain | Direction | Initial State (Power up, Active Reset) | Description <sup>1,2,3,4</sup>   |
|--------------|----------------|-----------------------|-----------|--|--|
| JTAG_TDO_SWO | B15            | IO_VDD_2              | Output    | Pullup                                 | <p>JTAG interface output data. Serial wire output for SWD Interface. This pin can also be used as ISP_ENABLE. Pull down to enable ISP mode.</p> <p>In System Programming (ISP) is programming or reprogramming of the flash through boot loader using UART (GPIO_8,GPIO_9), SPI (GPIO_25 to GPIO_28) and SDIO (GPIO_25 to GPIO_30) interfaces. This can be done after the part is integrated on end user board. Boot loader can be requested to boot in ISP mode by pulling down JTAG_TDO_SWO pin. This pin has to be left unconnected during reset for the boot loader to bypass ISP and execute the code that is present in flash. ISP mode can be used to reprogram the flash, if the application codes uses JTAG pins for other multiplexed functionalities. On boot up, if the application code goes into a state where JTAG interface is not functioning, ISP mode can be used to gain the control and to reprogram the flash.</p> |

**Note:**

1. "Default" state refers to the state of the device after initial boot loading and firmware loading is complete.
2. "Sleep" state refers to the state of the device after entering Sleep state
3. Please refer to "Hardware Reference Manual" for software programming information
4. Please refer to "Software Reference Manual" for software programming information
5. In the application, wherever SiWx91x is connected to an external host, during the power-off state, the host should ensure that all the pins (analog or digital) connected to the SiWx91x are not driven. Else, the pins must be grounded.

**6.2.4 Miscellaneous Pins**

**Table 6.4. Miscellaneous Pins**

| Pin Name | QFN Pin Number | QFN I/O Supply Domain | Direction | Initial State (Power up, Active Reset) | Description   |
|----------|----------------|-----------------------|-----------|--|---|
| FLY_P1   | B28            | NA                    | Input     | NA                                     | Fly Capacitor for Switched cap DCDC. Please refer to Reference Schematics |
| FLY_N1   | A32            | NA                    | Input     | NA                                     | Fly Capacitor for Switched cap DCDC. Please refer to Reference Schematics |
| XTAL_IN  | B12            | RF_VBATT              | Input     | NA                                     | Input to the on-chip oscillator from the external 40 MHz crystal.         |

| Pin Name     | QFN Pin Number | QFN I/O Supply Domain | Direction | Initial State (Power up, Active Reset) | Description  |
|--------------|----------------|-----------------------|-----------|--|--|
| XTAL_OUT     | A13            | RF_VBATT              | Output    | NA                                     | Output of the on-chip oscillator to the external 40 MHz crystal. |
| TRST         | A15            | IO_VDD_2              | Input     | HighZ                                  | Test signal. Connect to Ground.                                  |
| XTAL_32KHZ_N | B26            | NA                    | Inout     | NA                                     | Analog Pin. 32KHZ XTAL Connection                                |
| XTAL_32KHZ_P | A29            | NA                    | Inout     | NA                                     | Analog Pin. 32KHZ XTAL Connection                                |
| NC           | B9             |                       |           |  | No-Connect   |

### 6.3 GPIO Pin Multiplexing

**Note:**

1. SiWx917 has the support for 45 GPIOs. These GPIOs are grouped into SoC GPIOs, ULP GPIOs, and UULP GPIOs.
2. The possible GPIO combinations for each Peripheral Interface are listed in "Valid GPIO sets for peripherals" section below.
3. The digital GPIOs SOCPERH\_ON\_ULP\_GPIO\_0 to SOCPERH\_ON\_ULP\_GPIO\_11 are mapped onto physical ULP GPIOs for SoC Peripheral functionality and digital GPIOs ULPPERH\_ON\_SOC\_GPIO\_0 to ULPPERH\_ON\_SOC\_GPIO\_11 are mapped onto physical SoC GPIOs for ULP Peripheral functionality. Refer to "Digital Functions" Section for peripheral mapping on these GPIOs

### 6.3.1 SoC GPIOs

The SoC GPIOs below (GPIO\_6 to GPIO\_57) are available in the normal mode of operation (Power-states 4 and 3). Default mode is mode0 (Mode = 0) if not explicitly mentioned. For a description of power-states, refer to the Hardware Reference Manual. Each of these GPIOs Pin function is controlled by the GPIO Mode register mentioned in SoC GPIOs section of the Hardware Reference Manual.

**Table 6.5. SoC GPIO Pin Multiplexing**

| GPIO   | GPIO Mode = 0 | GPIO Mode = 1 | GPIO Mode = 2 | GPIO Mode = 3 | GPIO Mode = 4 | GPIO Mode = 5 | GPIO Mode = 6  | GPIO Mode = 7  | GPIO Mode = 8 | GPIO Mode = 9         | GPIO Mode = 10 | GPIO Mode = 11 | GPIO Mode = 12 | GPIO Mode = 13   | GPIO Mode = 14 | GPIO Mode = 15 |
|--------|---------------|---------------|---------------|---------------|---------------|---------------|----------------|----------------|---------------|-----------------------|----------------|----------------|----------------|------------------|----------------|----------------|
| GPIO_9 | GPIO_9        | SIO_3         | USART1_RTS    | SSI_MST_CS0   | GSPI_MST1_CS0 | QEI_PHA       | UART2_RS485_DE | I2S_2CH_WS     | SSI_SLV_CS    |                       | PWM_2H         | M4SS_QSPI_D1   | SCT_OUT_3      | M4SS_TRACE_D1    |                | NWP_GPIO_9     |
| GPIO_8 | GPIO_8        | SIO_2         | USART1_CLK    | SSI_MST_CLK   | GSPI_MST1_CLK | QEI_IDX       | UART2_RS485_RE | I2S_2CH_CLK    | SSI_SLV_CLK   | ULPPERH_ON_SOC_GPIO_2 | PWM_2L         | M4SS_QSPI_CLK  | SCT_OUT_2      | M4SS_TRACE_D0    |                | NWP_GPIO_8     |
| GPIO_7 | GPIO_7        | SIO_1         | USART1_DTR    | SSI_MST_DATA3 | I2C1_SCL      | I2C2_SDA      | UART2_TX       | I2S_2CH_DOUT_1 | PMU_TEST_2    | ULPPERH_ON_SOC_GPIO_1 | PWM_1H         | M4SS_QSPI_CSN0 | M4SS_QSPI_CSN1 | M4SS_TRACE_CLK   |                |                |
| GPIO_6 | GPIO_6        | SIO_0         | USART1_CTS    | SSI_MST_DATA2 | I2C1_SDA      | I2C2_SCL      | UART2_RX       | I2S_2CH_DIN_1  | PMU_TEST_1    | ULPPERH_ON_SOC_GPIO_0 | PWM_1L         | M4SS_QSPI_D0   |                | M4SS_TRACE_CLKIN |                | NWP_GPIO_6     |

|                       |                       |                       |                       | GPIO           |
|-----------------------|-----------------------|-----------------------|-----------------------|----------------|
| GPIO_15               | GPIO_12               | GPIO_11               | GPIO_10               | GPIO Mode = 0  |
| GPIO_15               | GPIO_12               | GPIO_11               | GPIO_10               | GPIO Mode = 1  |
| SIO_7                 |                       | SIO_5                 | SIO_4                 | GPIO Mode = 2  |
| UART2_TX              | UART1_DCD             | UART1_DSR             | UART1_RX              | GPIO Mode = 3  |
| SSI_MST_CS2           | SSI_MST_DATA1         | SSI_MST_DATA0         | SSI_MST_CS1           | GPIO Mode = 4  |
| GSPI_MST1_CS2         | GSPI_MST1_MOSI        | GSPI_MST1_MISO        | GSPI_MST1_CS1         | GPIO Mode = 5  |
|                       |                       | QEI_DIR               | QEI_PHB               | GPIO Mode = 6  |
| M4SS_TRACE_CLKIN      | UART2_RS485_EN        | UART2_CTS             | UART2_RTS             | GPIO Mode = 7  |
|                       |                       | I2S_2CH_DOUT_0        | I2S_2CH_DIN_0         | GPIO Mode = 8  |
| MCU_CLK_OUT           | MCU_CLK_OUT           | SSI_SLV_MISO          | SSI_SLV_MOSI          | GPIO Mode = 9  |
| ULPPERH_ON_SOC_GPIO_7 | ULPPERH_ON_SOC_GPIO_6 | ULPPERH_ON_SOC_GPIO_5 | ULPPERH_ON_SOC_GPIO_4 | GPIO Mode = 10 |
| PWM_4H                | PWM_4L                | PWM_3H                | PWM_3L                | GPIO Mode = 11 |
|                       |                       | M4SS_QSPI_D3          | M4SS_QSPI_D2          | GPIO Mode = 12 |
|                       |                       | MCU_CLK_OUT           | SSI_MST_DATA1         | GPIO Mode = 13 |
|                       |                       | M4SS_TRACE_D3         | M4SS_TRACE_D2         | GPIO Mode = 14 |
|                       |                       |                       |                       | GPIO Mode = 15 |
| NWP_GPIO_15           | NWP_GPIO_12           | NWP_GPIO_11           | NWP_GPIO_10           |                |



| GPIO    | GPIO Mode = 0 | GPIO Mode = 1 | GPIO Mode = 2 | GPIO Mode = 3 | GPIO Mode = 4  | GPIO Mode = 5 | GPIO Mode = 6  | GPIO Mode = 7  | GPIO Mode = 8 | GPIO Mode = 9 | GPIO Mode = 10     | GPIO Mode = 11        | GPIO Mode = 12      | GPIO Mode = 13  | GPIO Mode = 14 | GPIO Mode = 15 |
|---------|---------------|---------------|---------------|---------------|----------------|---------------|----------------|----------------|---------------|---------------|--------------------|-----------------------|---------------------|-----------------|----------------|----------------|
| GPIO_28 | GPIO_28       | SIO_3         | USART1_RTS    | SSI_MST_CS0   | GSPI_MST1_CS0  | QEI_DIR       | UART2_RTS      | I2S_2CH_DOUT_0 | SSI_SLV_MISO  | SCT_IN_3      | PWM_TMR_EXT_TRIG_2 | ULPPERH_ON_SOC_GPIO_9 | XTAL_ON_IN          | USART1_RS485_RE | TopGPIO_3      |                |
| GPIO_27 | GPIO_27       | SIO_2         | USART1_RI     | SSI_MST_DATA1 | GSPI_MST1_MOSI | QEI_PHB       | UART2_RTS      | I2S_2CH_DIN_0  | SSI_SLV_MOSI  | SCT_IN_2      | PWM_TMR_EXT_TRIG_1 | ULPPERH_ON_SOC_GPIO_8 | I2S_PLL_CLOCK       | USART1_RS485_EN | TopGPIO_2      |                |
| GPIO_26 | GPIO_26       | SIO_1         | USART1_CTS    | SSI_MST_DATA0 | GSPI_MST1_MISO | QEI_PHA       | UART2_RS485_EN | I2S_2CH_WS     | SSI_SLV_CLK   | SCT_IN_1      | PWM_FAULTB         | ULPPERH_ON_SOC_GPIO_7 | INTERFACE_PLL_CLOCK | USART1_IR_TX    | TopGPIO_1      |                |
| GPIO_25 | GPIO_25       | SIO_0         | USART1_CLK    | SSI_MST_CLK   | GSPI_MST1_CLK  | QEI_IDX       |                | I2S_2CH_CLK    | SSI_SLV_CS    | SCT_IN_0      | PWM_FAULTA         | ULPPERH_ON_SOC_GPIO_6 | SOC_PLL_CLOCK       | USART1_IR_RX    | TopGPIO_0      |                |

| JTAG_TDO_SWO | JTAG_TMS_SWDIO | JTAG_TDI  | JTAG_TCK_SWCLK | GPIO_30                | GPIO_29                | GPIO           |
|--------------|----------------|-----------|----------------|------------------------|------------------------|----------------|
| GPIO_34      | GPIO_33        | GPIO_32   | GPIO_31        | GPIO_30                | GPIO_29                | GPIO Mode = 0  |
|              |                |           |                | SIO_5                  | SIO_4                  | GPIO Mode = 1  |
|              |                |           |                | USART1_TX              | USART1_RX              | GPIO Mode = 2  |
|              |                |           |                | SSI_MST_DATA3          | SSI_MST_DATA2          | GPIO Mode = 3  |
|              |                |           |                | GSPI_MST1_CS2          | GSPI_MST1_CS1          | GPIO Mode = 4  |
|              |                |           |                | I2C2_SDA               | I2C2_SCL               | GPIO Mode = 5  |
|              |                |           |                | UART2_TX               | UART2_RX               | GPIO Mode = 6  |
|              |                |           |                | I2S_2CH_DOUT_1         | I2S_2CH_DIN_1          | GPIO Mode = 7  |
|              |                |           |                | PMU_TEST_2             | PMU_TEST_1             | GPIO Mode = 8  |
|              |                |           |                | SCT_OUT_1              | SCT_OUT_0              | GPIO Mode = 9  |
|              |                |           |                | PWM_TMR_EXT_TRIG_4     | PWM_TMR_EXT_TRIG_3     | GPIO Mode = 10 |
| I2C2_SDA     | I2C2_SCL       | I2C1_SCL  | I2C1_SDA       | ULPPERH_ON_SOC_GPIO_11 | ULPPERH_ON_SOC_GPIO_10 | GPIO Mode = 11 |
| UART2_TX     | UART2_RX       | UART2_CTS | UART2_RTS      | PMU_TEST_1             | USART1_DCD             | GPIO Mode = 12 |
| QE1_DIR      | QE1_PHB        | QE1_PHA   | QE1_IDX        | PMU_TEST_2             | USART1_RS485_DE        | GPIO Mode = 13 |
|              |                |           |                | TopGPIO_5              | TopGPIO_4              | GPIO Mode = 14 |
|              |                |           |                |                        |                        | GPIO Mode = 15 |

| GPIO                   | GPIO Mode = 0         | GPIO Mode = 1         | GPIO Mode = 2          | GPIO Mode = 3         | GPIO Mode = 4          | GPIO Mode = 5         | GPIO Mode = 6          | GPIO Mode = 7         | GPIO Mode = 8          | GPIO Mode = 9         | GPIO Mode = 10         | GPIO Mode = 11        | GPIO Mode = 12         | GPIO Mode = 13        | GPIO Mode = 14         | GPIO Mode = 15        |
|------------------------|-----------------------|-----------------------|------------------------|-----------------------|------------------------|-----------------------|------------------------|-----------------------|------------------------|-----------------------|------------------------|-----------------------|------------------------|-----------------------|------------------------|-----------------------|
| GPIO_49                | GPIO_46               | GPIO_47               | GPIO_48                | GPIO_49               | GPIO_46                | GPIO_47               | GPIO_48                | GPIO_49               | GPIO_46                | GPIO_47               | GPIO_48                | GPIO_49               | GPIO_46                | GPIO_47               | GPIO_48                | GPIO_49               |
| M4SS_QSPI_CSNO         | M4SS_QSPI_CLK         | M4SS_QSPI_D0          | M4SS_QSPI_D1           | M4SS_QSPI_D0          | M4SS_QSPI_D1           | M4SS_QSPI_D0          | M4SS_QSPI_D1           | M4SS_QSPI_D0          | M4SS_QSPI_D1           | M4SS_QSPI_D0          | M4SS_QSPI_D1           | M4SS_QSPI_D0          | M4SS_QSPI_D1           | M4SS_QSPI_D0          | M4SS_QSPI_D1           | M4SS_QSPI_D0          |
| USART1_RS485_EN        | USART1_RI             | USART1_IR_RX          | USART1_IR_TX           | USART1_IR_RX          | USART1_IR_TX           | USART1_IR_RX          | USART1_IR_TX           | USART1_IR_RX          | USART1_IR_TX           | USART1_IR_RX          | USART1_IR_TX           | USART1_IR_RX          | USART1_IR_TX           | USART1_IR_RX          | USART1_IR_TX           | USART1_IR_RX          |
| QEI_DIR                | QEI_IDX               | QEI_PHA               | QEI_PHB                | QEI_PHA               | QEI_PHB                | QEI_PHA               | QEI_PHB                | QEI_PHA               | QEI_PHB                | QEI_PHA               | QEI_PHB                | QEI_PHA               | QEI_PHB                | QEI_PHA               | QEI_PHB                | QEI_PHA               |
| GSPI_MST1_CS0          | GSPI_MST1_CLK         | GSPI_MST1_MISO        | GSPI_MST1_MOSI         | GSPI_MST1_MISO        | GSPI_MST1_MOSI         | GSPI_MST1_MISO        | GSPI_MST1_MOSI         | GSPI_MST1_MISO        | GSPI_MST1_MOSI         | GSPI_MST1_MISO        | GSPI_MST1_MOSI         | GSPI_MST1_MISO        | GSPI_MST1_MOSI         | GSPI_MST1_MISO        | GSPI_MST1_MOSI         | GSPI_MST1_MISO        |
| M4SS_TRACE_D1          | M4SS_TRACE_CLKIN      | M4SS_TRACE_CLK        | M4SS_TRACE_D0          | M4SS_TRACE_CLK        | M4SS_TRACE_D0          | M4SS_TRACE_CLK        | M4SS_TRACE_D0          | M4SS_TRACE_CLK        | M4SS_TRACE_D0          | M4SS_TRACE_CLK        | M4SS_TRACE_D0          | M4SS_TRACE_CLK        | M4SS_TRACE_D0          | M4SS_TRACE_CLK        | M4SS_TRACE_D0          | M4SS_TRACE_CLK        |
| I2S_2CH_DOUT_0         | I2S_2CH_CLK           | I2S_2CH_WS            | I2S_2CH_DIN_0          | I2S_2CH_WS            | I2S_2CH_DIN_0          | I2S_2CH_WS            | I2S_2CH_DIN_0          | I2S_2CH_WS            | I2S_2CH_DIN_0          | I2S_2CH_WS            | I2S_2CH_DIN_0          | I2S_2CH_WS            | I2S_2CH_DIN_0          | I2S_2CH_WS            | I2S_2CH_DIN_0          | I2S_2CH_WS            |
| SSI_SLV_MISO           | SSI_SLV_CS            | SSI_SLV_CLK           | SSI_SLV_MOSI           | SSI_SLV_CLK           | SSI_SLV_MOSI           | SSI_SLV_CLK           | SSI_SLV_MOSI           | SSI_SLV_CLK           | SSI_SLV_MOSI           | SSI_SLV_CLK           | SSI_SLV_MOSI           | SSI_SLV_CLK           | SSI_SLV_MOSI           | SSI_SLV_CLK           | SSI_SLV_MOSI           | SSI_SLV_CLK           |
| ULPPERH_ON_SOC_GPIO_11 | ULPPERH_ON_SOC_GPIO_8 | ULPPERH_ON_SOC_GPIO_9 | ULPPERH_ON_SOC_GPIO_10 | ULPPERH_ON_SOC_GPIO_9 | ULPPERH_ON_SOC_GPIO_10 | ULPPERH_ON_SOC_GPIO_9 | ULPPERH_ON_SOC_GPIO_10 | ULPPERH_ON_SOC_GPIO_9 | ULPPERH_ON_SOC_GPIO_10 | ULPPERH_ON_SOC_GPIO_9 | ULPPERH_ON_SOC_GPIO_10 | ULPPERH_ON_SOC_GPIO_9 | ULPPERH_ON_SOC_GPIO_10 | ULPPERH_ON_SOC_GPIO_9 | ULPPERH_ON_SOC_GPIO_10 | ULPPERH_ON_SOC_GPIO_9 |
| MCU_QSPI_CSNO          | SOC_PLL_CLOCK         | INTERFACE_PLL_CLOCK   | I2S_PLL_CLOCK          | INTERFACE_PLL_CLOCK   | I2S_PLL_CLOCK          | INTERFACE_PLL_CLOCK   | I2S_PLL_CLOCK          | INTERFACE_PLL_CLOCK   | I2S_PLL_CLOCK          | INTERFACE_PLL_CLOCK   | I2S_PLL_CLOCK          | INTERFACE_PLL_CLOCK   | I2S_PLL_CLOCK          | INTERFACE_PLL_CLOCK   | I2S_PLL_CLOCK          | INTERFACE_PLL_CLOCK   |
| M4SS_PSRAM_CSNO        | M4SS_PSRAM_CLK        | M4SS_PSRAM_D0         | M4SS_PSRAM_D1          | M4SS_PSRAM_D0         | M4SS_PSRAM_D1          | M4SS_PSRAM_D0         | M4SS_PSRAM_D1          | M4SS_PSRAM_D0         | M4SS_PSRAM_D1          | M4SS_PSRAM_D0         | M4SS_PSRAM_D1          | M4SS_PSRAM_D0         | M4SS_PSRAM_D1          | M4SS_PSRAM_D0         | M4SS_PSRAM_D1          | M4SS_PSRAM_D0         |
|                        |                       |                       |                        |                       |                        |                       |                        |                       |                        |                       |                        |                       |                        |                       |                        |                       |
|                        |                       |                       |                        |                       |                        |                       |                        |                       |                        |                       |                        |                       |                        |                       |                        |                       |
| NWP_GPIO_49            | NWP_GPIO_46           | NWP_GPIO_47           | NWP_GPIO_48            | NWP_GPIO_47           | NWP_GPIO_48            | NWP_GPIO_47           | NWP_GPIO_48            | NWP_GPIO_47           | NWP_GPIO_48            | NWP_GPIO_47           | NWP_GPIO_48            | NWP_GPIO_47           | NWP_GPIO_48            | NWP_GPIO_47           | NWP_GPIO_48            | NWP_GPIO_47           |

|                    |                     |                  |                    |                    |  | GPIO           |
|--------------------|---------------------|------------------|--------------------|--------------------|--|----------------|
| GPIO_54            | GPIO_53             | GPIO_52          | GPIO_51            | GPIO_50            |  | GPIO_50        |
| GPIO_54            | GPIO_53             | GPIO_52          | GPIO_51            | GPIO_50            |  | GPIO Mode = 0  |
| M4SS_QSPI_D4       | M4SS_QSPI_CSN1      |                  | M4SS_QSPI_D3       | M4SS_QSPI_D2       |  | GPIO Mode = 1  |
| USART1_TX          | USART1_RTS          | USART1_CLK       | USART1_RS485_DE    | USART1_RS485_RE    |  | GPIO Mode = 2  |
| SSI_MST_DATA2      | SSI_MST_CS0         | SSI_MST_CLK      | SSI_MST_CS3        | SSI_MST_CS2        |  | GPIO Mode = 3  |
| GSPI_MST1_CS1      | GSPI_MST1_CS0       | GSPI_MST1_CLK    | GSPI_MST1_CS2      | GSPI_MST1_CS1      |  | GPIO Mode = 4  |
| I2C2_SCL           | QEI_PHA             | QEI_IDX          | I2C2_SDA           | I2C2_SCL           |  | GPIO Mode = 5  |
| M4SS_TRACE_D0      | M4SS_TRACE_CLK      | M4SS_TRACE_CLKIN | M4SS_TRACE_D3      | M4SS_TRACE_D2      |  | GPIO Mode = 6  |
| I2S_2CH_DIN_1      | I2S_2CH_WS          | I2S_2CH_CLK      | I2S_2CH_DOUT_1     | I2S_2CH_DIN_1      |  | GPIO Mode = 7  |
| PWM_TMR_EXT_TRIG_2 | SSI_SLV_CS          | SSI_SLV_CLK      | PWM_TMR_EXT_TRIG_1 | PWM_TMR_EXT_TRIG_4 |  | GPIO Mode = 8  |
| M4SS_QSPI_D1       | M4SS_QSPI_D0        | M4SS_QSPI_CLK    | UART2_CTS          | UART2_RTS          |  | GPIO Mode = 9  |
| I2S_PLL_CLOCK      | INTERFACE_PLL_CLOCK | SOC_PLL_CLOCK    | PLL_TESTMODE_SIG   | MEMS_REF_CLOCK     |  | GPIO Mode = 10 |
| M4SS_PSRAM_D4      | M4SS_PSRAM_CSN1     |                  | M4SS_PSRAM_D3      | M4SS_PSRAM_D2      |  | GPIO Mode = 11 |
| M4SS_PSRAM_D1      | M4SS_PSRAM_D0       | M4SS_PSRAM_CLK   |                    |                    |  | GPIO Mode = 12 |
|                    |                     |                  |                    |                    |  | GPIO Mode = 13 |
|                    |                     |                  |                    |                    |  | GPIO Mode = 14 |
|                    |                     |                  | NWP_GPIO_51        | NWP_GPIO_50        |  | GPIO Mode = 15 |

| GPIO    | GPIO Mode = 0 | GPIO Mode = 1 | GPIO Mode = 2 | GPIO Mode = 3 | GPIO Mode = 4  | GPIO Mode = 5 | GPIO Mode = 6 | GPIO Mode = 7  | GPIO Mode = 8      | GPIO Mode = 9  | GPIO Mode = 10 | GPIO Mode = 11 | GPIO Mode = 12  | GPIO Mode = 13 | GPIO Mode = 14 | GPIO Mode = 15 |
|---------|---------------|---------------|---------------|---------------|----------------|---------------|---------------|----------------|--------------------|----------------|----------------|----------------|-----------------|----------------|----------------|----------------|
| GPIO_55 | GPIO_55       | M4SS_QSPI_D5  | USART1_RX     | SSI_MST_DATA3 | GSPI_MST1_CS2  | I2C2_SDA      | M4SS_TRACE_D1 | I2S_2CH_DOUT_1 | PWM_TMR_EXT_TRIG_3 | M4SS_QSPI_CSN0 |                | M4SS_PSRAM_D5  | M4SS_PSRAM_CSN0 |                |                |                |
| GPIO_56 | GPIO_56       | M4SS_QSPI_D6  | USART1_CTS    | SSI_MST_DATA0 | GSPI_MST1_MISO | QE1_PHB       | M4SS_TRACE_D2 | I2S_2CH_DIN_0  | SSI_SLV_MOSI       | M4SS_QSPI_D2   | MEMS_REF_CLOCK | M4SS_PSRAM_D6  | M4SS_PSRAM_D2   |                |                |                |
| GPIO_57 | GPIO_57       | M4SS_QSPI_D7  | USART1_DSR    | SSI_MST_DATA1 | GSPI_MST1_MOSI | QE1_DIR       | M4SS_TRACE_D3 | I2S_2CH_DOUT_0 | SSI_SLV_MISO       | M4SS_QSPI_D3   | XTAL_ON_IN     | M4SS_PSRAM_D7  | M4SS_PSRAM_D3   |                |                |                |

**Note:**

1. GPIOs 25 to 30 can be used for Analog functions when GPIO Mode = 14. Multiple Analog functions are available on each pin as shown in the below Analog Pin Multiplexing Table. These analog functions are enabled and disabled through programming - refer to the Hardware Reference Manual for more details.
2. NWP GPIOs can be used for Network Processor functions when GPIO Mode = 15.

### 6.3.2 ULP GPIOs

The ULP GPIOs listed in the table below (ULP\_GPIO\_0 to ULP\_GPIO\_11) are available in the normal mode of operation (Power-states 4 and 3) and also in Ultra-low power mode of operation of the Microcontroller (Power-states 2 and 1). For a description of power-states, refer to the Hardware Reference Manual. Each of these GPIO's Pin function is controlled by the GPIO Mode register mentioned in ULP GPIO's section of the Hardware Reference Manual.

Table 6.6. ULP GPIO Pin Multiplexing

| ULP_GPIO_4            | ULP_GPIO_2            | ULP_GPIO_1            | ULP_GPIO_0            | ULP_GPIO Mode = 0  |
|-----------------------|-----------------------|-----------------------|-----------------------|--------------------|
| ULP_GPIO_4            | ULP_GPIO_2            | ULP_GPIO_1            | ULP_GPIO_0            | ULP_GPIO Mode = 0  |
| ULP_EGPIO_4           | ULP_EGPIO_2           | ULP_EGPIO_1           | ULP_EGPIO_0           | ULP_GPIO Mode = 1  |
| ULP_SPI_CS1           | ULP_SPI_DIN           | ULP_SPI_DOUT          | ULP_SPI_CLK           | ULP_GPIO Mode = 2  |
| ULP_I2S_WS            | ULP_I2S_WS            | ULP_I2S_DOUT          | ULP_I2S_DIN           | ULP_GPIO Mode = 3  |
| ULP_UART_RTS          | ULP_UART_RX           | ULP_UART_CTS          | ULP_UART_RTS          | ULP_GPIO Mode = 4  |
| ULP_I2C_SDA           |                       | ULP_I2C_SCL           | ULP_I2C_SDA           | ULP_GPIO Mode = 5  |
| AUX_ULP_TRIG_1        | COMP1_OUT             | Timer2                |                       | ULP_GPIO Mode = 6  |
| SOCPERH_ON_ULP_GPIO_4 | SOCPERH_ON_ULP_GPIO_2 | SOCPERH_ON_ULP_GPIO_1 | SOCPERH_ON_ULP_GPIO_0 | ULP_GPIO Mode = 7  |
| AGPIO_4               | AGPIO_2               | AGPIO_1               | AGPIO_0               | ULP_GPIO Mode = 8  |
| ULP_SPI_CLK           |                       |                       |                       | ULP_GPIO Mode = 9  |
| Timer0                |                       |                       |                       | ULP_GPIO Mode = 10 |
| IR_INPUT              |                       |                       |                       | ULP_GPIO Mode = 11 |

|                       |                       |                       |                       |                    |
|-----------------------|-----------------------|-----------------------|-----------------------|--------------------|
| ULP_GPIO_8            | ULP_GPIO_7            | ULP_GPIO_6            | ULP_GPIO_5            | ULP_GPIO Mode = 0  |
| ULP_EGPIO_8           | ULP_EGPIO_7           | ULP_EGPIO_6           | ULP_EGPIO_5           | ULP_GPIO Mode = 1  |
| ULP_SPI_CLK           | IR_INPUT              | ULP_SPI_CS2           | IR_OUTPUT             | ULP_GPIO Mode = 2  |
| ULP_I2S_CLK           | ULP_I2S_CLK           | ULP_I2S_DIN           | ULP_I2S_DOUT          | ULP_GPIO Mode = 3  |
| ULP_UART_CTS          | ULP_UART_TX           | ULP_UART_RX           | ULP_UART_CTS          | ULP_GPIO Mode = 4  |
| ULP_I2C_SCL           | ULP_I2C_SCL           | ULP_I2C_SDA           | ULP_I2C_SCL           | ULP_GPIO Mode = 5  |
| Timer0                | Timer1                |                       | AUX_ULP_TRIG_0        | ULP_GPIO Mode = 6  |
| SOCPERH_ON_ULP_GPIO_8 | SOCPERH_ON_ULP_GPIO_7 | SOCPERH_ON_ULP_GPIO_6 | SOCPERH_ON_ULP_GPIO_5 | ULP_GPIO Mode = 7  |
| AGPIO_8               | AGPIO_7               | AGPIO_6               | AGPIO_5               | ULP_GPIO Mode = 8  |
|                       | ULP_SPI_CS0           | ULP_SPI_DIN           | ULP_SPI_DOUT          | ULP_GPIO Mode = 9  |
|                       | COMP2_OUT             | COMP1_OUT             | Timer1                | ULP_GPIO Mode = 10 |
|                       | AUX_ULP_TRIG_1        | AUX_ULP_TRIG_0        | IR_OUTPUT             | ULP_GPIO Mode = 11 |
|                       | NPSS_TEST_MODE_0      |                       |                       |                    |

| ULP_GPIO    | ULP_GPIO Mode = 0 | ULP_GPIO Mode = 1 | ULP_GPIO Mode = 2 | ULP_GPIO Mode = 3 | ULP_GPIO Mode = 4 | ULP_GPIO Mode = 5 | ULP_GPIO Mode = 6      | ULP_GPIO Mode = 7 | ULP_GPIO Mode = 8 | ULP_GPIO Mode = 9 | ULP_GPIO Mode = 10 | ULP_GPIO Mode = 11 |
|-------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------------|-------------------|-------------------|-------------------|--------------------|--------------------|
| ULP_GPIO_9  | ULP_EGPIO_9       | ULP_SPI_DIN       | ULP_I2S_DIN       | ULP_UART_RX       | ULP_I2C_SDA       | NPSS_TEST_MODE_0  | SOCPERH_ON_ULP_GPIO_9  | AGPIO_9           |                   |                   |                    |                    |
| ULP_GPIO_10 | ULP_EGPIO_10      | ULP_SPI_CS0       | ULP_I2S_WS        | ULP_UART_RTS      | IR_INPUT          |                   | SOCPERH_ON_ULP_GPIO_10 | AGPIO_10          |                   |                   |                    |                    |
| ULP_GPIO_11 | ULP_EGPIO_11      | ULP_SPI_DOUT      | ULP_I2S_DOUT      | ULP_UART_TX       | ULP_I2C_SDA       | AUX_ULP_TRIG_0    | SOCPERH_ON_ULP_GPIO_11 | AGPIO_11          |                   |                   |                    |                    |

**Note:**

1. All the ULP GPIOs can be used for Analog functions when ULP GPIO Mode = 7. Multiple Analog functions are available on each pin as shown in the below Analog Pin Multiplexing Table. These analog functions are enabled and disabled through programming - refer to the Hardware Reference Manual for more details.
2. All the ULP GPIO's can be used for Digital functions when ULP GPIO Mode = 6. The digital functions available on these GPIOs is shown in the below Digital Pin Multiplexing Table.



### 6.3.3 UULP VBAT GPIOs

The UULP VBAT GPIOs listed in the table below (UULP\_VBAT\_GPIO\_0 to UULP\_VBAT\_GPIO\_3) are available in the normal mode of operation (Power-states 4 and 3), in Ultra-low power mode of operation (Power-states 2 and 1) and also in the retention and deep sleep mode of operation (Retention and Power-state 0). For a description of power-states, refer to the Hardware Reference Manual. Each of this UULP VBAT GPIO's Pin function is controlled by the GPIO Mode register mentioned in UULP VBAT GPIO's section of the Hardware Reference Manual.

**Table 6.7. UULP VBAT GPIO Pin Multiplexing**

| UULP VBAT GPIO   | UULP_VBAT_GPIO Mode = 0 | UULP_VBAT_GPIO Mode = 1 | UULP_VBAT_GPIO Mode = 2 | UULP_VBAT_GPIO Mode = 3 | UULP_VBAT_GPIO Mode = 4 | UULP_VBAT_GPIO Mode = 5 | UULP_VBAT_GPIO Mode = 6 | UULP_VBAT_GPIO Mode = 7 | Default          |
|------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|------------------|
| UULP_VBAT_GPIO_0 | UULP_VBAT_GPIO[0]       | EXT_PG_EN               | MCU_GPIO0_WAKEUP        | SYSRTC_PRS_IN_G0        | SYSRTC_PRS_OUT_G0_1     | NPSS_32KHZ_XTAL_CLK     | NPSS_TEST_MODE_0        |                         | EXT_PG_EN        |
| UULP_VBAT_GPIO_1 | UULP_VBAT_GPIO[1]       | XTAL_EN                 | MCU_GPIO1_WAKEUP        | NPSS_32KHZ_XTAL_CLK     | SYSRTC_PRS_IN_G1        | SYSRTC_PRS_OUT_G1_0     | MCU_GPIO_TOGGLE         |                         | XTAL_EN          |
| UULP_VBAT_GPIO_2 | UULP_VBAT_GPIO[2]       | NWP_GPIO0_WAKEUP        | MCU_GPIO2_WAKEUP        | MCU_GPIO_TOGGLE         | NPSS_32KHZ_XTAL_CLK     | SYSRTC_PRS_OUT_G1_1     | NPSS_TEST_MODE_1        | VOLT_SENSE              | NWP_GPIO0_WAKEUP |
|                  |                         |                         |                         |                         |                         |                         |                         |                         |                  |

|                     |                         |
|---------------------|-------------------------|
| UULP_VBAT_GPIO_3    | UULP_VBAT_GPIO          |
| UULP_VBAT_GPIO[3]   | UULP_VBAT_GPIO Mode = 0 |
| NWP_GPIO1_WAKEUP    | UULP_VBAT_GPIO Mode = 1 |
| MCU_GPIO3_WAKEUP    | UULP_VBAT_GPIO Mode = 2 |
| SYSRTC_PRS_OUT_G0_0 | UULP_VBAT_GPIO Mode = 3 |
| MCU_GPIO_TOGGLE     | UULP_VBAT_GPIO Mode = 4 |
| NPSS_32KHZ_XTAL_CLK | UULP_VBAT_GPIO Mode = 5 |
| NPSS_TEST_MODE_2    | UULP_VBAT_GPIO Mode = 6 |
| COMP_P              | UULP_VBAT_GPIO Mode = 7 |
| UULP_VBAT_GPIO[3]   | Default                 |

### 6.3.4 Analog Functions

Analog functions are available on pins ULP\_GPIO\_0 to ULP\_GPIO\_11 and GPIO\_25 to GPIO\_30. AGPIO\_0 to AGPIO\_11 is mapping to ULP\_GPIO\_0 to ULP\_GPIO\_11. TopGPIO\_0 to TopGPIO\_5 is mapping to GPIO\_25 to GPIO\_30

**Table 6.8. Analog Functions for SoC/ULP GPIOs**

| GPIO      | ADC Function   | Touch Function   | DAC Function | Comparator Function | OpAmp Function            |
|-----------|----------------|------------------|--------------|---------------------|---------------------------|
| AGPIO_0   | ADCP0          | TOUCH6           |              | COMP1_P0            | OPAMP1_IN<2>              |
| AGPIO_1   | ADCP10 / ADCN0 | TOUCH0           |              | COMP1_N0            |                           |
| AGPIO_2   | ADCP1          | C_int_res_in     |              | COMP2_P0            | OPAMP1_IN<3>              |
| AGPIO_3   | ADCP11 / ADCN1 | TOUCH5           |              | COMP2_N0            |                           |
| AGPIO_4   | ADCP2          |                  | DAC0         | COMP1_N1            | OPAMP1OUT0                |
| AGPIO_5   | ADCP12 / ADCN2 | res_out          |              | COMP1_P1            | OPAMP2_IN<1>              |
| AGPIO_6   | ADCP3          | TOUCH4           |              |                     | OPAMP1_IN<4>              |
| AGPIO_7   | ADCP15 / ADCN5 | TOUCH3           |              |                     | OPAMP1_IN<1>              |
| AGPIO_8   | ADCP4          | SHIELD_ELECTRODE |              |                     | OPAMP1_IN<5>              |
| AGPIO_9   | ADCP14 / ADCN4 | TOUCH1           |              |                     | OPAMP2OUT0                |
| AGPIO_10  | ADCP5          | TOUCH2           |              |                     | OPAMP3_IN<0>              |
| AGPIO_11  | ADCP13 / ADCN3 | TOUCH7           |              |                     | OPAMP2_IN<0>              |
| TopGPIO_0 | ADCP6          |                  |              |                     |                           |
| TopGPIO_1 | ADCP16 / ADCN6 |                  |              |                     |                           |
| TopGPIO_2 | ADCP7          | TOUCH_VREF_EXT   |              | COMP2_P1            | OPAMP3OUT0 / OPAMP1_IN<0> |
| TopGPIO_3 | ADCP17 / ADCN7 |                  |              | COMP2_N1            |                           |
| TopGPIO_4 | ADCP8          |                  |              |                     | OPAMP3_IN<1>              |
| TopGPIO_5 | ADCP18 / ADCN8 |                  | DAC1         |                     | OPAMP1OUT1                |

**Note:**

1. Software can program above different functions.
2. Please refer to "Hardware Reference Manual" for software programming information.
3. Please refer to "Software Reference Manual" for software programming information.

### 6.3.5 Digital Functions

The ULP GPIOs below are configured for SoC peripheral functionality (SOCPERH\_ON\_ULP\_GPIO\_0 to SOCPERH\_ON\_ULP\_GPIO\_11) and are available only in the normal mode of operation (Power-states 4 and 3). For a description of power-states, refer to the Hardware Reference Manual. Each of these GPIO's Pin function is controlled by the GPIO Mode register mentioned in SoC GPIO's section of the Hardware Reference Manual."

Table 6.9.

| GPIO                  | GPIO Mode = 0         | GPIO Mode = 1         | GPIO Mode = 2         | GPIO Mode = 3 | GPIO Mode = 4 | GPIO Mode = 5 | GPIO Mode = 6 | GPIO Mode = 7  | GPIO Mode = 8  | GPIO Mode = 9  | GPIO Mode = 10 | GPIO Mode = 11 | GPIO Mode = 12 | GPIO Mode = 13 |
|-----------------------|-----------------------|-----------------------|-----------------------|---------------|---------------|---------------|---------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| SOCPERH_ON_ULP_GPIO_0 | SOCPERH_ON_ULP_GPIO_1 | SOCPERH_ON_ULP_GPIO_2 | SOCPERH_ON_ULP_GPIO_4 | GPIO_64       | GPIO_65       | GPIO_66       | GPIO_68       | SIO_0          | SIO_1          | SIO_2          | SIO_4          | USART1_CLK     | USART1_RX      | USART1_TX      |
| QEI_IDX               | QEI_PHA               | QEI_PHB               | QEI_IDX               | I2C1_SDA      | I2C1_SCL      | I2C2_SDA      | I2C2_SCL      | UART2_RS485_EN | UART2_RS485_RE | UART2_RS485_DE | UART2_RX       | UART2_TX       | UART2_CTS      | UART2_RTS      |
| SCT_IN_0              | SCT_IN_1              | SCT_IN_2              | SCT_OUT_0             | PWM_1L        | PWM_1H        | PWM_2L        | PWM_3L        | PWM_1L         | PWM_1H         | PWM_2L         | PWM_2L         | PWM_2L         | PWM_1L         | PWM_1L         |
| PMU_TEST_1            | PMU_TEST_2            | PMU_TEST_1            | SCT_OUT_4             | USART1_IR_RX  | USART1_IR_TX  | PMU_TEST_1    |               |                |                |                |                |                |                |                |

| SOC-<br>PERH_ON_ULP_<br>GPIO_5 | GPIO Mode = 0 | GPIO Mode = 1 | GPIO Mode = 2   | GPIO Mode = 3 | GPIO Mode = 4 | GPIO Mode = 5 | GPIO Mode = 6 | GPIO Mode = 7 | GPIO Mode = 8      | GPIO Mode = 9 | GPIO Mode = 10     | GPIO Mode = 11  | GPIO Mode = 12 | GPIO Mode = 13 |
|--------------------------------|---------------|---------------|-----------------|---------------|---------------|---------------|---------------|---------------|--------------------|---------------|--------------------|-----------------|----------------|----------------|
| SOC-<br>PERH_ON_ULP_<br>GPIO_5 | GPIO_69       | SIO_5         | USART1_RTS      | QEI_PHA       |               |               | UART2_TX      | SCT_OUT_1     | PWM_3H             | SCT_IN_1      | PWM_FAULTB         | USART1_RS485_EN | PWM_2H         | SCT_OUT_5      |
| SOC-<br>PERH_ON_ULP_<br>GPIO_6 | GPIO_70       | SIO_6         | USART1_CTS      | QEI_PHB       | USART1_RX     | I2C2_SCL      | UART2_RTS     | SCT_OUT_2     | PWM_4L             | SCT_IN_2      | PWM_TMR_EXT_TRIG_1 | USART1_RS485_RE | PMU_TEST_1     | SCT_OUT_6      |
| SOC-<br>PERH_ON_ULP_<br>GPIO_7 | GPIO_71       | SIO_7         | USART1_IR_RX    | QEI_DIR       | USART1_TX     | I2C2_SDA      | UART2_CTS     | SCT_OUT_3     | PWM_4H             | SCT_IN_3      | PWM_TMR_EXT_TRIG_2 | USART1_RS485_DE | PMU_TEST_2     | SCT_OUT_7      |
| SOC-<br>PERH_ON_ULP_<br>GPIO_8 | GPIO_72       | SIO_0         | USART1_IR_TX    | QEI_IDX       |               |               | UART2_RX      | SCT_OUT_4     | PWM_SLP_EVENT_TRIG | UART2_RTS     | PWM_TMR_EXT_TRIG_3 |                 |                |                |
| SOC-<br>PERH_ON_ULP_<br>GPIO_9 | GPIO_73       | SIO_1         | USART1_RS485_EN | QEI_PHA       |               |               | UART2_TX      | SCT_OUT_5     | PWM_FAULTA         | UART2_CTS     | PWM_TMR_EXT_TRIG_4 |                 |                |                |

|                        | GPIO           |
|------------------------|----------------|
| SOCPERH_ON_ULP_GPIO_10 | GPIO Mode = 0  |
| GPIO_74                | GPIO Mode = 1  |
| SIO_2                  | GPIO Mode = 2  |
| USART1_RS485_RE        | GPIO Mode = 3  |
| QEI_PHB                | GPIO Mode = 4  |
| I2C1_SDA               | GPIO Mode = 5  |
|                        | GPIO Mode = 6  |
| UART2_RS485_RE         | GPIO Mode = 7  |
| SCT_OUT_6              | GPIO Mode = 8  |
| PWM_FAULTB             | GPIO Mode = 9  |
| UART2_RX               | GPIO Mode = 10 |
| PMU_TEST_1             | GPIO Mode = 11 |
|                        | GPIO Mode = 12 |
|                        | GPIO Mode = 13 |

The SoC GPIOs below are configured for ULP peripheral functionality (ULPPERH\_ON\_SOC\_GPIO\_0 to ULP-PERH\_ON\_SOC\_GPIO\_11) and are available only in the normal mode of operation (Power-states 4 and 3). For a description of power-states, refer to the Hardware Reference Manual. Each of these GPIO's Pin function is controlled by the GPIO Mode register mentioned in ULP GPIO's section of the Hardware Reference Manual.

**Table 6.10. ULP GPIO Pin Multiplexing**

| ULP_GPIO              | ULP_GPIO Mode = 0  |
|-----------------------|--------------------|
| ULPPERH_ON_SOC_GPIO_0 | ULP_GPIO Mode = 1  |
| ULP_EGPIO[0]          | ULP_GPIO Mode = 2  |
| ULP_SPI_CLK           | ULP_GPIO Mode = 3  |
| ULP_I2S_DIN           | ULP_GPIO Mode = 4  |
| ULP_UART_RTS          | ULP_GPIO Mode = 5  |
| ULP_I2C_SDA           | ULP_GPIO Mode = 6  |
|                       | ULP_GPIO Mode = 7  |
|                       | ULP_GPIO Mode = 8  |
|                       | ULP_GPIO Mode = 9  |
|                       | ULP_GPIO Mode = 10 |
|                       | ULP_GPIO Mode = 11 |

| ULP_GPIO              | ULP_GPIO Mode = 0     | ULP_GPIO Mode = 1     | ULP_GPIO Mode = 2     | ULP_GPIO Mode = 3     | ULP_GPIO Mode = 4     | ULP_GPIO Mode = 5     | ULP_GPIO Mode = 6     | ULP_GPIO Mode = 7     | ULP_GPIO Mode = 8     | ULP_GPIO Mode = 9     | ULP_GPIO Mode = 10    | ULP_GPIO Mode = 11    |
|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|
| ULPPERH_ON_SOC_GPIO_1 | ULPPERH_ON_SOC_GPIO_2 | ULPPERH_ON_SOC_GPIO_4 | ULPPERH_ON_SOC_GPIO_5 | ULPPERH_ON_SOC_GPIO_1 | ULPPERH_ON_SOC_GPIO_2 | ULPPERH_ON_SOC_GPIO_4 | ULPPERH_ON_SOC_GPIO_5 | ULPPERH_ON_SOC_GPIO_1 | ULPPERH_ON_SOC_GPIO_2 | ULPPERH_ON_SOC_GPIO_4 | ULPPERH_ON_SOC_GPIO_5 | ULPPERH_ON_SOC_GPIO_1 |
| ULP_EGPIO[5]          | ULP_EGPIO[4]          | ULP_EGPIO[4]          | ULP_EGPIO[5]          | ULP_EGPIO[1]          | ULP_EGPIO[2]          | ULP_EGPIO[4]          | ULP_EGPIO[5]          | ULP_EGPIO[1]          | ULP_EGPIO[2]          | ULP_EGPIO[4]          | ULP_EGPIO[5]          | ULP_EGPIO[1]          |
| IR_OUTPUT             | ULP_SPI_CS1           | ULP_SPI_CS1           | IR_OUTPUT             | ULP_SPI_DOUT          | ULP_SPI_DIN           | ULP_SPI_CS1           | IR_OUTPUT             | ULP_SPI_DOUT          | ULP_SPI_DIN           | ULP_SPI_CS1           | IR_OUTPUT             | ULP_SPI_DOUT          |
| ULP_I2S_DOUT          | ULP_I2S_WS            | ULP_I2S_WS            | ULP_I2S_DOUT          | ULP_I2S_DOUT          | ULP_I2S_WS            | ULP_I2S_WS            | ULP_I2S_DOUT          | ULP_I2S_DOUT          | ULP_I2S_WS            | ULP_I2S_WS            | ULP_I2S_DOUT          | ULP_I2S_DOUT          |
| ULP_UART_CTS          | ULP_UART_RTS          | ULP_UART_RTS          | ULP_UART_CTS          | ULP_UART_CTS          | ULP_UART_RX           | ULP_UART_RTS          | ULP_UART_CTS          | ULP_UART_CTS          | ULP_UART_RX           | ULP_UART_RTS          | ULP_UART_CTS          | ULP_UART_CTS          |
| ULP_I2C_SCL           | ULP_I2C_SDA           | ULP_I2C_SDA           | ULP_I2C_SCL           | ULP_I2C_SCL           | ULP_I2C_SDA           | ULP_I2C_SDA           | ULP_I2C_SCL           | ULP_I2C_SCL           | ULP_I2C_SDA           | ULP_I2C_SDA           | ULP_I2C_SCL           | ULP_I2C_SCL           |
| AUX_ULP_TRIG_0        | NPSS_TEST_MODE_2      | NPSS_TEST_MODE_1      | AUX_ULP_TRIG_0        | Timer0                | COMP1_OUT             | NPSS_TEST_MODE_1      | AUX_ULP_TRIG_0        | Timer0                | COMP1_OUT             | NPSS_TEST_MODE_1      | Timer0                | Timer0                |
| ULP_SPI_DOUT          | ULP_SPI_CLK           | ULP_SPI_CLK           | ULP_SPI_DOUT          | ULP_SPI_DOUT          | ULP_SPI_CLK           | ULP_SPI_CLK           | ULP_SPI_DOUT          | ULP_SPI_DOUT          | ULP_SPI_CLK           | ULP_SPI_CLK           | ULP_SPI_DOUT          | ULP_SPI_DOUT          |
| IR_OUTPUT             | IR_INPUT              | IR_INPUT              | IR_OUTPUT             | IR_OUTPUT             | IR_INPUT              | IR_INPUT              | IR_OUTPUT             | IR_OUTPUT             | IR_INPUT              | IR_INPUT              | IR_OUTPUT             | IR_OUTPUT             |

| ULP_GPIO           | ULPPERH_ON_SOC_GPIO_6 | ULPPERH_ON_SOC_GPIO_7 | ULPPERH_ON_SOC_GPIO_8 | ULPPERH_ON_SOC_GPIO_9 |
|--------------------|-----------------------|-----------------------|-----------------------|-----------------------|
| ULP GPIO Mode = 0  | ULP_EGPIO[6]          | ULP_EGPIO[7]          | ULP_EGPIO[8]          | ULP_EGPIO[9]          |
| ULP GPIO Mode = 1  | ULP_SPI_CS2           | IR_INPUT              | ULP_SPI_CLK           | ULP_SPI_DIN           |
| ULP GPIO Mode = 2  | ULP_I2S_DIN           | ULP_I2S_CLK           | ULP_I2S_CLK           | ULP_I2S_DIN           |
| ULP GPIO Mode = 3  | ULP_UART_RX           | ULP_UART_TX           | ULP_UART_CTS          | ULP_UART_RX           |
| ULP GPIO Mode = 4  | ULP_I2C_SDA           | ULP_I2C_SCL           | ULP_I2C_SCL           | ULP_I2C_SDA           |
| ULP GPIO Mode = 5  |                       | Timer1                | Timer0                | COMP1_OUT             |
| ULP GPIO Mode = 6  |                       |                       |                       |                       |
| ULP GPIO Mode = 7  |                       |                       |                       |                       |
| ULP GPIO Mode = 8  | ULP_SPI_DIN           | ULP_SPI_CS0           |                       |                       |
| ULP GPIO Mode = 9  | COMP1_OUT             | COMP2_OUT             |                       |                       |
| ULP GPIO Mode = 10 | AUX_ULP_TRIG_0        | AUX_ULP_TRIG_1        |                       |                       |
| ULP GPIO Mode = 11 |                       | NPSS_TEST_MODE_0      |                       |                       |



|                        |                        |                     |
|------------------------|------------------------|---------------------|
| ULPPERH_ON_SOC_GPIO_11 | ULPPERH_ON_SOC_GPIO_10 | UPLP_GPIO Mode = 0  |
| UPLP_EGPIO[11]         | UPLP_EGPIO[10]         | UPLP_GPIO Mode = 1  |
| UPLP_SPI_DOUT          | UPLP_SPI_CS0           | UPLP_GPIO Mode = 2  |
| UPLP_I2S_DOUT          | UPLP_I2S_WS            | UPLP_GPIO Mode = 3  |
| UPLP_UART_TX           | UPLP_UART_RTS          | UPLP_GPIO Mode = 4  |
| UPLP_I2C_SDA           | IR_INPUT               | UPLP_GPIO Mode = 5  |
| AUX_ULP_TRIG_0         |                        | UPLP_GPIO Mode = 6  |
|                        | NPSS_TEST_MODE_0       | UPLP_GPIO Mode = 7  |
|                        |                        | UPLP_GPIO Mode = 8  |
|                        |                        | UPLP_GPIO Mode = 9  |
|                        |                        | UPLP_GPIO Mode = 10 |
|                        |                        | UPLP_GPIO Mode = 11 |

## 6.4 Valid GPIO Sets for Peripherals

Functions can be split pin wise across all GPIOs except for below restrictions. For synchronous interfaces there are some restrictions on clubbing of GPIOs into synchronous buses to ensure the timings mentioned in section SiWx917 SoC Specifications. For example single synchronous interface cannot be split across ULP & SOC gpio's. Below table will provide all possible pin combinations for all Functions. For GPIO mode related information refer to above Pin Multiplexing tables.

| ULP SSI (Synchronous Serial Interface) Primary |   |  |
|--|---|--|
| IO Functionality                               | Combinations possible on ULP GPIOs  | Combinations possible on SoC GPIOs       |
| ULP_SPI_CLK                                    | ULP_GPIO_0 /<br>ULP_GPIO_4 /<br>ULP_GPIO_8                                  | GPIO_6/GPIO_46                           |
| ULP_SPI_CS0                                    | ULP_GPIO_7/<br>ULP_GPIO_10  | GPIO_48                                  |
| ULP_SPI_CS1                                    | ULP_GPIO_4  | GPIO_10                                  |
| ULP_SPI_CS2                                    | ULP_GPIO_6  | GPIO_12                                  |
| ULP_SPI_DIN                                    | ULP_GPIO_6 /<br>ULP_GPIO_9  | GPIO_8 / GPIO_47                         |
| ULP_SPI_DOUT                                   | ULP_GPIO_1 /<br>ULP_GPIO_5 /<br>ULP_GPIO_11                                 | GPIO_7 / GPIO_49                         |
| ULP I2S Primary/Secondary                      |   |  |
| IO Functionality                               | Combinations possible on ULP GPIOs  | Combinations possible on SoC GPIOs       |
| ULP_I2S_CLK                                    | ULP_GPIO_7 /<br>ULP_GPIO_8  | GPIO_15 / GPIO_46                        |
| ULP_I2S_WS                                     | ULP_GPIO_4 /<br>ULP_GPIO_10   | GPIO_8/GPIO_10/GPIO_48                   |
| ULP_I2S_DIN                                    | ULP_GPIO_0 /<br>ULP_GPIO_6 /<br>ULP_GPIO_9                                  | GPIO_6/GPIO_12/GPIO_47                   |
| ULP_I2S_DOUT                                   | ULP_GPIO_1 /<br>ULP_GPIO_5 /<br>ULP_GPIO_11                                 | GPIO_7/GPIO_11/GPIO_49                   |
| ULP I2C INTERFACE                              |   |  |
| IO Functionality                               | Combinations possible on ULP GPIOs  | Combinations possible on SoC GPIOs       |
| ULP_I2C_SCL                                    | ULP_GPIO_1 /<br>ULP_GPIO_5 /<br>ULP_GPIO_7 /<br>ULP_GPIO_8                  | GPIO_7/GPIO_11/GPIO_15/GPIO_46           |
| ULP_I2C_SDA                                    | ULP_GPIO_0 /<br>ULP_GPIO_4 /<br>ULP_GPIO_6 /<br>ULP_GPIO_9 /<br>ULP_GPIO_11 | GPIO_6/GPIO_10/GPIO_12/GPIO_47 / GPIO_49 |
| ULP UART INTERFACE                             |   |  |
| IO Functionality                               | Combinations possible on ULP GPIOs  | Combinations possible on SoC GPIOs       |

|   |   |                                    |
|---|---|------------------------------------|
| ULP_UART_TX   | ULP_GPIO_7 /<br>ULP_GPIO_11                 | GPIO_15/GPIO_49                    |
| ULP_UART_RX   | ULP_GPIO_6 /<br>ULP_GPIO_9                  | GPIO_8/GPIO_12/GPIO_47             |
| ULP_UART_CTS  | ULP_GPIO_1 /<br>ULP_GPIO_5 /<br>ULP_GPIO_8  | GPIO_7/GPIO_11/GPIO_46             |
| ULP_UART_RTS  | ULP_GPIO_0 /<br>ULP_GPIO_4 /<br>ULP_GPIO_10 | GPIO_6/GPIO_10/GPIO_48             |
| IR Interface  |   |                                    |
| IO Functionality  | Combinations possible<br>on ULP GPIOs       | Combinations possible on SoC GPIOs |
| IR_INPUT  | ULP_GPIO_4 /<br>ULP_GPIO_7 /<br>ULP_GPIO_10 | GPIO_15/GPIO_48                    |
| IR_PG_EN  | ULP_GPIO_5                                  | GPIO_11                            |
| Timer Interrupt Interface                                     |   |                                    |
| IO Functionality  | Combinations possible<br>on ULP GPIOs       | Combinations possible on SoC GPIOs |
| Timer0  | ULP_GPIO_4 /<br>ULP_GPIO_8                  | GPIO_46                            |
| Timer1  | ULP_GPIO_5 /<br>ULP_GPIO_7                  | GPIO_15                            |
| Timer2  | ULP_GPIO_1                                  | GPIO_7                             |
| MCU SSI (Synchronous Serial Interface) Primary <sup>1</sup>   |   |                                    |
| IO Functionality  | Combinations possible<br>on SoC GPIOs       | Combinations possible on ULP GPIOs |
| SSI_MST_CLK   | GPIO_8 / GPIO_25 /<br>GPIO_52               |                                    |
| SSI_MST_CS0   | GPIO_9 / GPIO_28 /<br>GPIO_53               |                                    |
| SSI_MST_CS1   | GPIO_10                                     |                                    |
| SSI_MST_CS2   | GPIO_15 / GPIO_50                           |                                    |
| SSI_MST_CS3   | GPIO_51                                     |                                    |
| SSI_MST_DATA0   | GPIO_11 / GPIO_26 /<br>GPIO_56              |                                    |
| SSI_MST_DATA1   | GPIO_12 / GPIO_27 /<br>GPIO_57              |                                    |
| SSI_MST_DATA2   | GPIO_6 / GPIO_29 /<br>GPIO_54               |                                    |
| SSI_MST_DATA3   | GPIO_7 / GPIO_30 /<br>GPIO_55               |                                    |
| MCU SSI (Synchronous Serial Interface) Secondary <sup>1</sup> |   |                                    |
| IO Functionality  | Combinations possible<br>on SoC GPIOs       | Combinations possible on ULP GPIOs |

| SSI_SLV_CLK                               | GPIO_8 / GPIO_26 /<br>GPIO_47 / GPIO_52              |                                    |
|---|--|------------------------------------|
| SSI_SLV_CS                                | GPIO_9 / GPIO_25 /<br>GPIO_46 / GPIO_53              |                                    |
| SSI_SLV_MISO                              | GPIO_11 / GPIO_28 /<br>GPIO_49 / GPIO_57             |                                    |
| SSI_SLV_MOSI                              | GPIO_10 / GPIO_27 /<br>GPIO_48 / GPIO_56             |                                    |
| GSPI (General SPI) Interface <sup>2</sup> |  |                                    |
| IO Functionality                          | Combinations possible on SoC GPIOs                   | Combinations possible on ULP GPIOs |
| GSPI_MST1_CLK                             | GPIO_8 / GPIO_25 /<br>GPIO_46 / GPIO_52              |                                    |
| GSPI_MST1_CS0                             | GPIO_9 / GPIO_28 /<br>GPIO_49 / GPIO_53              |                                    |
| GSPI_MST1_CS1                             | GPIO_10 / GPIO_29 /<br>GPIO_50 / GPIO_54             |                                    |
| GSPI_MST1_CS2                             | GPIO_15 / GPIO_30 /<br>GPIO_51 / GPIO_55             |                                    |
| GSPI_MST1_MISO                            | GPIO_11 / GPIO_26 /<br>GPIO_47 / GPIO_56             |                                    |
| GSPI_MST1_MOSI                            | GPIO_6 / GPIO_12 /<br>GPIO_27 / GPIO_48 /<br>GPIO_57 |                                    |
| I2S Primary/Secondary                     |  |                                    |
| IO Functionality                          | Combinations possible on SoC GPIOs                   | Combinations possible on ULP GPIOs |
| I2S_2CH_CLK                               | GPIO_8 / GPIO_25 /<br>GPIO_46 / GPIO_52              |                                    |
| I2S_2CH_WS                                | GPIO_9 / GPIO_26 /<br>GPIO_47 / GPIO_53              |                                    |
| I2S_2CH_DIN_0                             | GPIO_10 / GPIO_27 /<br>GPIO_48 / GPIO_56             |                                    |
| I2S_2CH_DIN_1                             | GPIO_6 / GPIO_29 /<br>GPIO_50 / GPIO_54              |                                    |
| I2S_2CH_DOUT_0                            | GPIO_11 / GPIO_28 /<br>GPIO_49 / GPIO_57             |                                    |
| I2S_2CH_DOUT_1                            | GPIO_7 / GPIO_30 /<br>GPIO_51 / GPIO_55              |                                    |
| I2C1 INTERFACE                            |  |                                    |
| IO Functionality                          | Combinations possible on SoC GPIOs                   | Combinations possible on ULP GPIOs |
| I2C1_SCL                                  | GPIO_7 / JTAG_TDI                                    | ULP_GPIO_1 / ULP_GPIO_11           |
| I2C1_SDA                                  | GPIO_6 /<br>JTAG_TCK_SWCLK                           | ULP_GPIO_0 / ULP_GPIO_10           |
| I2C2 INTERFACE                            |  |                                    |

| IO Functionality   | Combinations possible on SoC GPIOs                     | Combinations possible on ULP GPIOs   |
|--------------------|--|--------------------------------------|
| I2C2_SCL           | GPIO_6 / GPIO_29 / JTAG_TMS_SWDIO / GPIO_50 / GPIO_54  | ULP_GPIO_0 / ULP_GPIO_6              |
| I2C2_SDA           | GPIO_7 / GPIO_30 / JTAG_TDO_SWO / GPIO_51 / GPIO_55    | ULP_GPIO_1 / ULP_GPIO_7              |
| PWM Interface      |  |                                      |
| IO Functionality   | Combinations possible on SoC GPIOs                     | Combinations possible on ULP GPIOs   |
| PWM_1H             | GPIO_7   | ULP_GPIO_1                           |
| PWM_1L             | GPIO_6   | ULP_GPIO_0                           |
| PWM_2H             | GPIO_9   | ULP_GPIO_5                           |
| PWM_2L             | GPIO_8   | ULP_GPIO_2 / ULP_GPIO_4              |
| PWM_3H             | GPIO_11  | ULP_GPIO_5                           |
| PWM_3L             | GPIO_10  | ULP_GPIO_4                           |
| PWM_4H             | GPIO_13  | ULP_GPIO_7                           |
| PWM_4L             | GPIO_12  | ULP_GPIO_6                           |
| PWM_FAULTA         | GPIO_25  | ULP_GPIO_4 / ULP_GPIO_9              |
| PWM_FAULTB         | GPIO_26  | ULP_GPIO_5 / ULP_GPIO_10             |
| PWM_SLP_EVENT_TRIG |  | ULP_GPIO_8                           |
| PWM_TMR_EXT_TRIG_1 | GPIO_27 / GPIO_51                                      | ULP_GPIO_6 / ULP_GPIO_11             |
| PWM_TMR_EXT_TRIG_2 | GPIO_28 / GPIO_54                                      | ULP_GPIO_1 / ULP_GPIO_7              |
| PWM_TMR_EXT_TRIG_3 | GPIO_29 / GPIO_55                                      | ULP_GPIO_8                           |
| PWM_TMR_EXT_TRIG_4 | GPIO_30 / GPIO_50                                      | ULP_GPIO_9                           |
| QEI Interface      |  |                                      |
| IO Functionality   | Combinations possible on SoC GPIOs                     | Combinations possible on ULP GPIOs   |
| QEI_DIR            | GPIO_11 / GPIO_28 / JTAG_TDO_SWO / GPIO_49 / GPIO_57   | ULP_GPIO_7 / ULP_GPIO_11             |
| QEI_IDX            | GPIO_8 / GPIO_25 / JTAG_TCK_SWCLK / GPIO_46 / GPIO_52  | ULP_GPIO_0 / ULP_GPIO_4 / ULP_GPIO_8 |
| QEI_PHA            | GPIO_9 / GPIO_26 / JTAG_TDI / GPIO_47 / GPIO_53        | ULP_GPIO_1 / ULP_GPIO_5 / ULP_GPIO_9 |
| QEI_PHB            | GPIO_10 / GPIO_27 / JTAG_TMS_SWDIO / GPIO_48 / GPIO_56 | ULP_GPIO_6 / ULP_GPIO_10             |
| SIO                |  |                                      |
| IO Functionality   | Combinations possible on SoC GPIOs                     | Combinations possible on ULP GPIOs   |
| SIO_0              | GPIO_6 / GPIO_25                                       | ULP_GPIO_0 / ULP_GPIO_8              |

| SIO_1            | GPIO_7 / GPIO_26                   | ULP_GPIO_1 / ULP_GPIO_9            |
|------------------|------------------------------------|------------------------------------|
| SIO_2            | GPIO_8 / GPIO_27                   | ULP_GPIO_10                        |
| SIO_3            | GPIO_9 / GPIO_28                   | ULP_GPIO_11                        |
| SIO_4            | GPIO_10 / GPIO_29                  | ULP_GPIO_4                         |
| SIO_5            | GPIO_11 / GPIO_30                  | ULP_GPIO_5                         |
| SIO_6            |                                    | ULP_GPIO_6                         |
| SIO_7            | GPIO_15                            | ULP_GPIO_7                         |
| <b>USART1</b>    |                                    |                                    |
| IO Functionality | Combinations possible on SoC GPIOs | Combinations possible on ULP GPIOs |
| USART1_CLK       | GPIO_8 / GPIO_25 / GPIO_52         | ULP_GPIO_0                         |
| USART1_CTS       | GPIO_6 / GPIO_26 / GPIO_56         | ULP_GPIO_6                         |
| USART1_RTS       | GPIO_9 / GPIO_28 / GPIO_53         | ULP_GPIO_5                         |
| USART1_DCD       | GPIO_12 / GPIO_29                  |                                    |
| USART1_DSR       | GPIO_11 / GPIO_57                  |                                    |
| USART1_DTR       | GPIO_7                             |                                    |
| USART1_IR_RX     | GPIO_25 / GPIO_47                  | ULP_GPIO_0 / ULP_GPIO_7            |
| USART1_IR_TX     | GPIO_26 / GPIO_48                  | ULP_GPIO_1 / ULP_GPIO_8            |
| USART1_RI        | GPIO_27 / GPIO_46                  | ULP_GPIO_4                         |
| USART1_RS485_DE  | GPIO_29 / GPIO_51                  | ULP_GPIO_7 / ULP_GPIO_11           |
| USART1_RS485_EN  | GPIO_27 / GPIO_49                  | ULP_GPIO_5 / ULP_GPIO_9            |
| USART1_RS485_RE  | GPIO_28 / GPIO_50                  | ULP_GPIO_6 / ULP_GPIO_10           |
| USART1_RX        | GPIO_10 / GPIO_29 / GPIO_55        | ULP_GPIO_1 / ULP_GPIO_6            |
| USART1_TX        | GPIO_15 / GPIO_30 / GPIO_54        | ULP_GPIO_4 / ULP_GPIO_7            |
| <b>SCT</b>       |                                    |                                    |
| IO Functionality | Combinations possible on SoC GPIOs | Combinations possible on ULP GPIOs |
| SCT_IN_0         | GPIO_25                            | ULP_GPIO_0 / ULP_GPIO_4            |
| SCT_IN_1         | GPIO_26                            | ULP_GPIO_1 / ULP_GPIO_5            |
| SCT_IN_2         | GPIO_27                            | ULP_GPIO_6                         |
| SCT_IN_3         | GPIO_28                            | ULP_GPIO_7                         |
| SCT_OUT_0        | GPIO_29                            | ULP_GPIO_4                         |
| SCT_OUT_1        | GPIO_30                            | ULP_GPIO_5                         |
| SCT_OUT_2        |                                    | ULP_GPIO_6                         |
| SCT_OUT_3        |                                    | ULP_GPIO_7                         |
| SCT_OUT_4        |                                    | ULP_GPIO_8                         |

| SCT_OUT_5  |                                      | ULP_GPIO_9                            |
|--|--------------------------------------|---------------------------------------|
| SCT_OUT_6  |                                      | ULP_GPIO_10                           |
| SCT_OUT_7  |                                      | ULP_GPIO_11                           |
| <b>UART2 INTERFACE</b>   |                                      |                                       |
| IO Functionality   | Combinations possible on SoC GPIOs   | Combinations possible on ULP GPIOs    |
| UART2_TX   | GPIO_7 / GPIO_30                     | ULP_GPIO_5 / ULP_GPIO_9 / ULP_GPIO_11 |
| UART2_RX   | GPIO_6 / GPIO_29                     | ULP_GPIO_4 / ULP_GPIO_8 / ULP_GPIO_10 |
| UART2_CTS  | GPIO_11 / GPIO_28 / GPIO_51          | ULP_GPIO_7 / ULP_GPIO_1 / ULP_GPIO_9  |
| UART2_RTS  | GPIO_10 / GPIO_27 / GPIO_50          | ULP_GPIO_6 / ULP_GPIO_0 / ULP_GPIO_8  |
| UART2_RS485_EN   | GPIO_12                              | ULP_GPIO_0                            |
| UART2_RS485_RE   | GPIO_8                               | ULP_GPIO_1 / ULP_GPIO_10              |
| UART2_RS485_DE   | GPIO_9                               | ULP_GPIO_11                           |
| <b>M4SS TRACE</b>  |                                      |                                       |
| M4SS_TRACE_CLKIN   | GPIO_6 / GPIO_15 / GPIO_46 / GPIO_52 |                                       |
| M4SS_TRACE_CLK   | GPIO_7 / GPIO_47 / GPIO_53           |                                       |
| M4SS_TRACE_D0  | GPIO_8 / GPIO_48 / GPIO_54           |                                       |
| M4SS_TRACE_D1  | GPIO_9 / GPIO_49 / GPIO_55           |                                       |
| M4SS_TRACE_D2  | GPIO_10 / GPIO_50 / GPIO_56          |                                       |
| M4SS_TRACE_D3  | GPIO_11 / GPIO_51 / GPIO_57          |                                       |
| <b>Miscellaneous Interface</b>   |                                      |                                       |
| IO Functionality   | Combinations possible on SoC GPIOs   | Combinations possible on ULP GPIOs    |
| MCU_CLK_OUT  | GPIO_11 / GPIO_12 / GPIO_15          |                                       |
| <b>Note:</b>   |                                      |                                       |
| <p>1. For SSI (Synchronous Serial Interface) use the combinations on SoC GPIOs from these set of GPIOs only – GPIO_8 to GPIO_15, GPIO_25 to GPIO_30, GPIO_46 to GPIO_51 and GPIO_52 to GPIO_57.</p> <p>2. For GSPI (General SPI) use the combinations on SoC GPIOs from these set of GPIOs only – GPIO_8 to GPIO_15, GPIO_25 to GPIO_30, GPIO_46 to GPIO_51 and GPIO_52 to GPIO_57</p> |                                      |                                       |

## 6.5 Functional Description

### 6.5.1 Digital Functions

| Pin Name   | Direction        | Description   |
|--|------------------|---|
| <b>GSPI (General SPI) Interface</b>              |                  |   |
| GSPI_MST1_CLK                                    | Output           | Output Clock from the GSPI primary to external secondary  |
| GSPI_MST1_CS0 to GSPI_MST1_CS2                   | Output           | Active Low CSN. GSPI primary can select a maximum of 3 secondaries.   |
| GSPI_MST1_MISO                                   | Input            | Input data to primary from external secondaries   |
| GSPI_MST1_MOSI                                   | Output           | Output data from primary to external secondary  |
| <b>I2C (Inter-integrated Circuit) Interface</b>  |                  |   |
| I2Cx_SCL,<br>ULP_I2C_SCL                         | Inout            | I2C Serial Clock<br>x= 1, 2   |
| I2Cx_SDA,<br>ULP_I2C_SDA                         | Inout            | I2C Serial Data<br>x= 1, 2  |
| <b>2 Channel I2S (Inter-IC Sound) Interface</b>  |                  |   |
| I2S_2CH_CLK<br>ULP_I2S_CLK                       | Output/<br>Input | I2S Clock<br>Output in Primary Mode and Input in Secondary Mode   |
| I2S_2CH_WS<br>ULP_I2S_WS                         | Output/<br>Input | Active high I2S Word Select<br>Output in Primary Mode and Input in Secondary Mode   |
| I2S_2CH_DIN_0 to I2S_2CH_DIN_1<br>ULP_I2S_DIN    | Input            | I2S Input Data  |
| I2S_2CH_DOUT_0 to I2S_2CH_DOUT_1<br>ULP_I2S_DOUT | Output           | I2S Output Data   |
| <b>QSPI (Quad SPI) Interface</b>                 |                  |   |
| MCU_QSPI_CLK                                     | Output           | Output clock to the external SPI secondary.   |
| MCU_QSPI_CSN0 to MCU_QSPI_CSN1                   | Output           | Active Low Chip Select to select a maximum of two secondaries.  |
| MCU_QSPI_D0 to MCU_QSPI_D7                       | Inout            | QSPI Data. Supports both QUAD and OCTA Data. In Quad Mode, only Bits M4SS_QSPI_D0 to M4SS_QSPI_D3 are valid. In Octa Mode, all the bits are valid |
| <b>QSPI_PSRAM</b>                                |                  |   |
| M4SS_PSRAM_CLK                                   | Output           | Output clock to the external PSRAM.   |
| M4SS_PSRAM_CSN0                                  | Output           | Active Low Chip Select to select a maximum of two secondaries.  |
| M4SS_PSRAM_D0 to M4SS_PSRAM_D3                   | Inout            | QSPI Data. Supports QUAD Data only. In Quad Mode, only Bits M4SS_QSPI_D0 to M4SS_QSPI_D3 are valid.   |
| <b>PWM (Pulse Width Modulation) Interface</b>    |                  |   |
| PWM_xH   | Output           | PWM output signals. The output pins are grouped in pairs, to facilitate driving the low side and high side of a power half-bridge.<br>x = 1,2,3,4 |
| PWM_xL   | Output           |   |
| PWM_FAULTA                                       | Input            | External fault signal A   |
| PWM_FAULTB                                       | Input            | External fault signal B   |



| Pin Name   | Direction | Description  |
|--|-----------|--|
| PWM_SLP_EVENT_TRIG                                       | Output    | Special event trigger for synchronizing analog to digital conversions.   |
| PWM_TMR_EXT_TRIG_1 to<br>PWM_TMR_EXT_TRIG_4              | Input     | External trigger for base timers to increment. Each Channel has separate trigger input.                                  |
| QEI (Quadrature Encode Interface)                        |           |  |
| QEI_DIR  | Output    | Position counter direction. '1' means counter direction is positive. '0' means counter direction is negative.            |
| QEI_IDX  | Input     | QE Index. Index pulse occurs once per mechanical revolution and is used as a reference to indicate an absolute position. |
| QEI_PHA  | Input     | QE Phase A input   |
| QEI_PHB  | Input     | QE Phase B input   |
| SCT (State Configurable Timer) Interface                 |           |  |
| SCT_IN_0 to SCT_IN_3                                     | Input     | Timer input event  |
| SCT_OUT_0 to SCT_OUT_7                                   | Output    | Timer output event   |
| SIO (Serial Input Output) Interface                      |           |  |
| SIO_0 to SIO_7   | Inout     | Serial Input-Output Data   |
| SSI (Synchronous Serial Interface) Primary               |           |  |
| SSI_MST_CLK<br>ULP_SPI_CLK                               | Output    | Output clock from SSI Primary  |
| SSI_MST_CS0 to SSI_MST_CS3<br>ULP_SPI_CS0 to ULP_SPI_CS2 | Output    | Active Low Chip select   |
| SSI_MST_DATA0 to SSI_MST_DATA1                           | Inout     | Bidirectional Data   |
| ULP_SPI_DOUT   | Output    | Primary Output Data  |
| ULP_SPI_DIN  | Input     | Primary Input Data   |
| SSI (Synchronous Serial Interface) Secondary             |           |  |
| SSI_SLV_CLK  | Input     | Input clock to SSI Secondary   |
| SSI_SLV_CS   | Input     | Active Low Chip select   |
| SSI_SLV_MISO   | Output    | Secondary Output Data  |
| SSI_SLV_MOSI   | Input     | Secondary Input Data   |
| SysRTC Interface   |           |  |
| SYSRTC_PRS_IN_G0   | Input     | Group 0 input to trigger capture operation   |
| SYSRTC_PRS_IN_G1   | Input     | Group 1 input to trigger capture operation   |
| SYSRTC_PRS_OUT_G0_0                                      | Output    | Group 0 compare 0 match interrupt  |
| SYSRTC_PRS_OUT_G0_1                                      | Output    | Group 0 compare 1 match interrupt  |
| SYSRTC_PRS_OUT_G1_0                                      | Output    | Group 1 compare 0 match interrupt  |
| SYSRTC_PRS_OUT_G1_1                                      | Output    | Group 1 compare 1 match interrupt  |
| UART Interface   |           |  |
| UART2_CTS,<br>ULP_UART_CTS                               | Input     | Active low Clear to Send   |

| Pin Name                          | Direction | Description  |
|-----------------------------------|-----------|--|
| UART2_RTS,<br>ULP_UART_RTS        | Output    | Active low Request to Send   |
| UART2_RS485_DE                    | Output    | Driver Enable. Polarity is programmable.   |
| UART2_RS485_EN                    | Output    | Active high RS485 Enable   |
| UART2_RS485_RE                    | Output    | Receiver Enable. Polarity is programmable.   |
| UART2_RX,<br>ULP_UART_RX          | Input     | Serial Input   |
| UART2_TX,<br>ULP_UART_TX          | Output    | Serial Output  |
| <b>USART Interface</b>            |           |  |
| USART1_CLK                        | Inout     | Serial interface clock   |
| USART1_CTS                        | Input     | Active low Clear to Send   |
| USART1_RTS                        | Output    | Active low Request to Send   |
| USART1_DCD                        | Input     | Active low Data Carrier Detect   |
| USART1_DSR                        | Input     | Active low Data Set Ready  |
| USART1_DTR                        | Output    | Active low Data Terminal Ready   |
| USART1_IR_RX                      | Input     | IrDA SIR Input   |
| USART1_IR_TX                      | Output    | IrDA SIR Output  |
| USART1_RI                         | Input     | Active low Ring Indicator  |
| USART1_RS485_DE                   | Output    | Driver Enable. Polarity is programmable.   |
| USART1_RS485_EN                   | Output    | Active high RS485 Enable   |
| USART1_RS485_RE                   | Output    | Receiver Enable. Polarity is programmable.   |
| USART1_RX                         | Input     | Serial Input   |
| USART1_TX                         | Output    | Serial Output  |
| <b>Timers Interrupt Interface</b> |           |  |
| Timer0, Timer1,Timer2             | Output    | Active-high interrupts from Timers   |
| <b>IR Interface</b>               |           |  |
| IR_INPUT                          | Input     | IR Data Pattern Input  |
| IR_PG_EN                          | Output    | Active-high enable signal to the external IR Sensor.   |
| <b>Miscellaneous Interface</b>    |           |  |
| MCU_CLK_OUT                       | Output    | All the Clocks that are used by Cortex-M4 SoC are multiplexed and connected on this pin          |
| ULP_EGPIO_*                       | Inout     | ULP GPIO's controlled by Cortex M4 Processor. * represents 0,1,2,4,5,6,7,8,9,10,11               |
| AUX_ULP_TRIG_0, AUX_ULP_TRIG_1    | Input     | External trigger to ADC.   |
| NWP_GPIO_*                        | Inout     | NWP GPIO's controlled by ThreadArch® Processor. * represents 6,8,9,10,11,12,15,46,47,48,49,50,51 |
| <b>UULP VBAT Pin Interface</b>    |           |  |

| Pin Name           | Direction | Description   |
|--------------------|-----------|---|
| EXT_PG_EN          | Output    | Reserved  |
| XTAL_32KHZ_IN      | Input     | Low Frequency clock input from an External 32KHz Crystal oscillator                     |
| MCU_GPIO2/3_WAKEUP | Input     | GPIOs that can be used as Wakeup interrupt to MCU while in Retention or Deep sleep mode |
| TRACE PINS         |           |   |
| M4SS_TRACE_CLKIN   | Input     |   |
| M4SS_TRACE_CLK     | Output    |   |
| M4SS_TRACE_D0      | Output    | Trace Packet, bit 0.  |
| M4SS_TRACE_D1      | Output    | Trace Packet, bit 1   |
| M4SS_TRACE_D2      | Output    | Trace Packet, bit 2   |
| M4SS_TRACE_D3      | Output    | Trace Packet, bit 3   |

### 6.5.2 Analog Functions

| Pin Name                      | Direction | Description   |
|-------------------------------|-----------|---|
| ADC Interface                 |           |   |
| ADCP0 - ADCP19                | Input     | The 20 single ended input channels that are multiplexed onto the ADC<br>P0 - P9 can be coupled with N0 - N9 for differential mode of operation of the ADC   |
| ADCN0 - ADCN9                 | Input     | The N pins of the 10 possible differential channels multiplexed onto the ADC  |
| DAC Interface                 |           |   |
| DAC0, DAC1                    | Output    | Possible output pins from the internal DAC  |
| OpAmp Interface               |           |   |
| OPAMPxyz                      | Input     | Multiplexed inputs of the three OpAmps. xyz denote the OpAmp number, the terminal and the multiplexing on that pin of the OpAmp<br>x = OpAmp number (1, 2 or 3)<br>y = P or N terminal of OpAmp<br>z = 0, 1, 2, 3, 4, 5 (Multiplexing at OpAmp input pin). Note that OPAMP1P is available at 6 locations, OPAMP2P, 3P and 1N are available at 2 locations each and OPAMP2N and 3N pins are available at only one location |
| OPAMP1OUT0/1,<br>OPAMP2/3OUT0 | Output    | Outputs of the three OpAmps. Note that OPAMP1 output is available at two possible pin locations whereas OPAMP2 and 3 outputs are available at a fixed pin   |
| Comparator Interface          |           |   |
| COMPx_yz                      |           | Multiplexed inputs of the two Comparators. xyz denote the Comparator number, the terminal and the multiplexing on that pin of the Comparator<br>x = Comparator number (A or B)<br>y = P or N terminal of OpAmp<br>z = 0, 1 (Multiplexing at Comparator Input pin). Note that each input pin of both comparators is available on two possible GPIO pins.   |
| Touch Interface               |           |   |
| TOUCH0/1/2/3/4/5/6/7          | Input     | Capacitive Touch inputs   |

## 7. Electrical Specifications

### 7.1 Absolute Maximum Ratings

Stresses beyond those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions beyond those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at <http://www.silabs.com/support/quality/pages/default.aspx>

**Note:** All the specifications are preliminary and subject to change

**Table 7.1. Absolute Maximum Ratings**

| Symbol       | Parameter                                       | Min  | Max  | Units |
|--------------|---|------|------|-------|
| $T_{store}$  | Storage temperature                             | -40  | +125 | °C    |
| $T_{j(max)}$ | Maximum junction temperature                    | -    | +125 | °C    |
| UULP_VBATT_1 | Always-on VBATT supply to the UULP Domains      | -0.5 | 3.63 | V     |
| UULP_VBATT_2 | Always-on VBATT supply to the UULP Domains      | -0.5 | 3.63 | V     |
| RF_VBATT     | Always-on VBATT Power supply to the RF          | -0.5 | 3.63 | V     |
| VINBCKDC     | Power supply for the on-chip Buck               | -0.5 | 3.63 | V     |
| VINLDOSOC    | Power supply for SoC LDO                        | -0.5 | 1.8  | V     |
| VINLDO1P8    | Power supply for 1.8V LDO                       | -0.5 | 3.63 | V     |
| FLASH_IO_VDD | I/O supply for Flash                            | -0.5 | 3.63 | V     |
| IO_VDD_1     | I/O supplies for GPIOs                          | -0.5 | 3.63 | V     |
| IO_VDD_2     | I/O supplies for GPIOs                          | -0.5 | 3.63 | V     |
| IO_VDD_3     | I/O supplies for GPIOs                          | -0.5 | 3.63 | V     |
| ULP_IO_VDD   | I/O supplies for ULP GPIOs                      | -0.5 | 3.63 | V     |
| PA2G_AVDD    | Power supply for the 2.4 GHz RF Power Amplifier | -0.5 | 3.63 | V     |
| RF_AVDD      | Power supply for the 2.4 GHz RF and AFE         | -0.5 | 1.98 | V     |
| C_VDD        | Power supply for the digital core               | -0.5 | 1.21 | V     |
| $I_{max}$    | Maximum Current consumption in TX mode          | -    | 400  | mA    |
| $P_{max}$    | RF Power Level Input to the chip RF pins        | -    | 10   | dBm   |
| $I_{Pmax}$   | Total average max current into chip             | -    | 500  | mA    |

## 7.2 Recommended Operating Conditions

**Note:** The device may operate continuously at the maximum allowable ambient  $T_{\text{ambient}}$  rating as long as the absolute maximum  $T_{\text{j(max)}}$  is not exceeded. For an application with significant power dissipation, the allowable  $T_{\text{ambient}}$  may be lower than the maximum  $T_{\text{ambient}}$  rating.  $T_{\text{ambient}} = T_{\text{j(max)}} - (\text{THETAJA} \times \text{PowerDissipation})$ . Refer to the Absolute Maximum Ratings table and the Thermal Characteristics table for  $T_{\text{j(max)}}$  and THETAJA.

**Table 7.2. Recommended Operating Conditions**

| Symbol                | Parameter                                       | Min.      | Typ.    | Max.      | Units |
|-----------------------|---|-----------|---------|-----------|-------|
| $T_{\text{ambient}}$  | Ambient temperature                             | -40       | 25      | 85        | °C    |
| $T_{\text{junction}}$ | Junction temperature                            |           |         | 105       | °C    |
| UULP_VBATT_1          | Always-on VBATT supply to the UULP Domains      | 1.71/2.97 | 1.8/3.3 | 1.98/3.63 | V     |
| UULP_VBATT_2          | Always-on VBATT supply to the UULP Domains      | 1.71/2.97 | 1.8/3.3 | 1.98/3.63 | V     |
| RF_VBATT              | Always-on VBATT Power supply to the RF          | 1.71/2.97 | 1.8/3.3 | 1.98/3.63 | V     |
| VINBCKDC              | Power supply for the on-chip Buck               | 1.71/2.97 | 1.8/3.3 | 1.98/3.63 | V     |
| VINLDOSOC             | Power supply for SoC LDO                        | 1.35      | 1.45    | 1.55      | V     |
| VINLDO1P8             | Power supply for 1.8V LDO                       | 1.71/2.97 | 1.8/3.3 | 1.98/3.63 | V     |
| FLASH_IO_VDD          | I/O supply for Flash                            | 1.71      | 1.8     | 1.98      | V     |
| IO_VDD_1              | I/O supply for GPIOs                            | 1.71/2.97 | 1.8/3.3 | 1.98/3.63 | V     |
| IO_VDD_2              | I/O supply for GPIOs                            | 1.71/2.97 | 1.8/3.3 | 1.98/3.63 | V     |
| IO_VDD_3              | I/O supply for GPIOs                            | 1.71/2.97 | 1.8/3.3 | 1.98/3.63 | V     |
| ULP_IO_VDD            | I/O supply for GPIOs                            | 1.71/2.97 | 1.8/3.3 | 1.98/3.63 | V     |
| PA2G_AVDD             | Power supply for the 2.4 GHz RF Power Amplifier | 2.97      | 3.3     | 3.63      | V     |

## 7.3 DC Characteristics

### 7.3.1 Reset Pin

**Table 7.3. Reset Pin**

| Symbol          | Parameter                      | Min.                  | Typ. | Max.                  | Unit |
|-----------------|--------------------------------|-----------------------|------|-----------------------|------|
| $V_{\text{IH}}$ | High level input voltage @3.3V | 0.8 *<br>UULP_VBATT_2 | -    |                       | V    |
|                 | High level input voltage @1.8V | 1.17                  | -    |                       | V    |
| $V_{\text{IL}}$ | Low level input voltage @3.3V  |                       | -    | 0.3 *<br>UULP_VBATT_2 | V    |
|                 | Low level input voltage @1.8V  |                       | -    | 0.63                  | V    |

### 7.3.2 Power On Control (POC) and Reset

The power on control has two control options. External source as input or internal loopback i.e. The POC\_IN input of the chip can be connected to the internally generated POC\_OUT signal. RESET\_N will be pulled low if POC\_IN is low.

#### 7.3.2.1 POC\_OUT Connected to POC\_IN

The IC generates a POC (Power On Control) signal - POC\_OUT that is distributed to all I/O cells to prevent the I/O cells from powering up in an undesired configuration and is also used inside the IC to safe state the IC till a valid supply is available for proper operation. This power management is functional in both power up and power down sequences.

During power up, until the UULP\_VBATT\_1 and UULP\_VBATT\_2 (VBATT supply) reach 1.6V, the POC\_OUT signal stays low. Once the VBATT supply exceeds 1.6V, the POC\_OUT becomes high and normal operation of the IC starts.

Once the POC\_OUT becomes high, it stays high. But if VBATT becomes lower than the Blackout threshold voltage, POC\_OUT becomes low

The following figure illustrates the power up sequence when POC\_OUT is connected to POC\_IN. As shown in the figure below, the RESET\_N is high at least 1.6ms after VBATT supply is stable. The RESET\_N signal can be controlled via options like an R/C circuit or another MCU's GPIO.




Figure 7.1. Power Up Sequence when POC\_OUT is Connected to POC\_IN

#### 7.3.2.2 External Control for POC\_IN

The POC\_IN and RESET\_N signals can be controlled from external source like R/C circuits and/or another MCU's GPIOs . The figure below illustrates the requirement for controlling POC\_IN and RESET\_N with respect to the VBATT supplies.




Figure 7.2. Power Up Sequence with External Control for POC\_IN

### 7.3.3 Blackout Monitor

The blackout comparator is enabled by default upon power up. Blackout is typically asserted when the UULP\_VBATT\_1/2 (VBATT) supply goes lower than 1.6V (see table below), and it is de-asserted when VBATT supply goes higher than 1.625V. Upon a blackout event, the RESET\_N signal is autonomously pulled low. The blackout monitor circuit performs this function only when POC\_OUT is connected to POC\_IN.

Blackout monitor will be disabled after power up. The functionality should be enabled by customer if required. The blackout monitor block should be enabled to monitor the VBATT voltage only in high power modes. In low power modes battery level detection can be implemented using the Nano-Power Brownout detection comparator.

When system is in low power mode, the blackout comparator is enabled upon a brownout event.




Figure 7.3. Blackout Monitor

Table 7.4. Blackout Monitor Electrical Specifications

| Parameter    | Parameter Description  | Conditions | Min. | Typ. | Max.  | Unit |
|--------------|--|------------|------|------|-------|------|
| Blackout VTL | VBATT voltage at which the Blackout monitor resets the IC              |            |      | 1.56 | 1.65  | V    |
| Blackout VTH | VBATT voltage at which the Blackout monitor releases the IC from reset |            |      | 1.59 | 1.675 | V    |

### 7.3.4 Nano Power Comparator and Brown Out Detection (BOD)

The Nano Power comparator subsystem consists of a sampled comparator, reference buffer and resistor bank.

#### Features

- Battery voltage measurement
- Brownout detection
- Three button wakeup is supported using single VOLT\_SENSE signal


Table 7.5. Nano Power BOD Electrical Specifications

| Parameter                | Parameter Description       | Conditions                           | Min | Typ     | Max | Unit |
|--------------------------|-----------------------------|--------------------------------------|-----|---------|-----|------|
| V <sub>batt_status</sub> | Battery status accuracy     | Applicable for VBATT = 1.8V to 3.63V |     | +/- 100 |     | mV   |
| V <sub>BOD</sub>         | Brownout detection accuracy | Applicable for VBATT = 1.8V to 3.63V |     | +/- 100 |     | mV   |

### 7.3.5 ULP Regulator

ULP (Ultra Low Power) regulators are used to power low power Always-ON (AON) digital and analog power management circuitry inside the IC. The ULP regulators include two high power LDOs , a Low power LDO, and a switched capacitor DC-DC regulator. These regulators operate directly off of UULP\_VBATT\_2 (VBATT supply).

#### 7.3.5.1 Block Diagram



#### 7.3.5.2 SC-DCDC

SC-DCDC stands for a Switched Capacitor DC-DC regulator. It operates from VBATT and generates a programmable output voltage. It has two major modes of operation, viz. LDO mode and DC-DC mode. And further each of these modes have a low power and high power option.

The IC starts up in the LDO mode and later switches to DC-DC Mode..

#### SC-DCDC


**Table 7.6. SC-DCDC - Electrical Specifications**

| Parameter  | Parameter Description | Conditions | Min  | Typ | Max  | Units |
|--|-----------------------|------------|------|-----|------|-------|
| $V_{in}$   | Input Voltage Range   |            | 1.71 |     | 3.63 | V     |
| <b>Note:</b> The ULP regulator switches from SC-DCDC mode to LDO mode for $V_{in}$ lower than 2.4V |                       |            |      |     |      |       |



### 7.3.6 SoC Power Management Unit

This section describes and specifies the Power Management Unit solution for the mixed signal System on Chip (SoC).



#### Power Management Unit

The major features are

- 1.45V DCDC switching converter
- 1.15V LDO for SOC digital supply
- 1.8V LDO for Flash supply

#### 7.3.6.1 DCDC Switching Converter

- Power save mode at light load currents.
- 100% duty cycle for lowest dropout.
- Soft start

Table 7.7. DCDC Switching Converter Electrical Specifications

| Parameter  | Parameter Description            | Test Conditions | Min. | Typ. | Max. | Units |
|------------|----------------------------------|-----------------|------|------|------|-------|
| $V_{in}$   | Input Supply Voltage (VINBCKDC)  |                 | 1.71 | 3.3  | 3.63 | V     |
| $V_{out}$  | Output Voltage Range (VOUTBCKDC) |                 | TBD  | 1.45 | TBD  | V     |
| $I_{load}$ | Load current                     | Active mode     |      |      | 250  | mA    |

#### 7.3.6.2 SoC LDO

Table 7.8. SoC LDO Electrical Specifications

| Parameter  | Parameter Description              | Test Conditions | Min. | Typ. | Max. | Units |
|------------|------------------------------------|-----------------|------|------|------|-------|
| $V_{in}$   | Input Supply Voltage (VINLDOSOC)   |                 | 1.35 | 1.45 | 1.55 | V     |
| $V_{out}$  | Output Voltage Range (VOUTLDO-SOC) |                 | TBD  | 1.15 | TBD  | V     |
| $I_{load}$ | Load current                       |                 |      |      | 200  | mA    |

### 7.3.6.3 Flash LDO

**Table 7.9. Flash LDO Electrical Specifications - Regulation Mode**

| Parameter       | Parameter Description            | Test Conditions                      | Min. | Typ. | Max.  | Units |
|-----------------|----------------------------------|--------------------------------------|------|------|-------|-------|
| $V_{in}$        | Input Supply Voltage (VINLDO1P8) | Flash LDO in Regulation Mode         | 2.97 | 3.3  | 3.63  | V     |
| $V_{out}$       | Output Voltage (VOUTLDO1P8)      |                                      | TBD  | 1.8  | TBD   | V     |
| $I_{load}$      | Load current                     |                                      |      |      | 48.00 | mA    |
| Line Regulation |                                  | $V_{in}$ Changed from 2.97V to 3.63V |      |      | 0.60  | %     |
| Load Regulation |                                  | $I_{load}$ changed from 0mA to 48mA  |      |      | 1.40  | %     |

**Table 7.10. Flash LDO Electrical Specifications - Bypass Mode**

| Parameter  | Parameter Description  | Test Conditions                 | Min. | Typ. | Max. | Units |
|------------|--|---------------------------------|------|------|------|-------|
| $V_{in}$   | Input Supply Voltage (VINLDO1P8)                               | Flash LDO in Bypass Mode        | TBD  | 1.8  | 1.98 | V     |
| $R_{on}$   | On Resistance between $V_{in}$ and $V_{out}$                   |                                 |      | 0.87 |      | Ohm   |
| $V_{drop}$ | Voltage across the $V_{in}$ and $V_{out}$ pin of the Flash LDO | Load = 48mA (Max)               |      | 42   |      | mV    |
| $V_{out}$  | Flash Output Voltage   | Load = 48mA at $V_{in}$ = 1.71V | TBD  | 1.67 |      | V     |
|            |  | Load = 48mA at $V_{in}$ = 1.75V | TBD  | 1.71 |      | V     |

**Note:** For Higher load currents, the input supply should be increased to compensate the  $V_{drop}$  across the  $R_{on}$  of the Pass transistor of Flash LDO.

### 7.3.7 Thermal Characteristics

**Table 7.11. Thermal Characteristics**

| Package                   | Board  | Parameter                               | Symbol        | Test Condition | Value | Unit |
|---------------------------|--|---|---------------|----------------|-------|------|
| 84 Pin DR-QFN (7mm x 7mm) | JEDEC - High Thermal Cond. (2s2p) <sup>1</sup> | Thermal Resistance, Junction to Ambient | $\Theta_{JA}$ | Still Air      | 30    | °C/W |

**Note:**

1. PCB: 76.2mm x 114.3mm x 1.6mm (JEDEC High Effective); 2s2p = 2 signals, 2 planes.

### 7.3.8 Digital Input Output Signals

Table 7.12. Digital I/O Signals

| Symbol                          | Parameter                                 | Min.         | Typ. | Max. | Unit |
|---------------------------------|---|--------------|------|------|------|
| V <sub>IH</sub>                 | High level input voltage @ IO_VDDx = 3.3V | 2.0          | -    | -    | V    |
|                                 | High level input voltage @ IO_VDDx = 1.8V | 1.17         | -    | -    | V    |
| V <sub>IL</sub>                 | Low level input voltage @ IO_VDDx = 3.3V  | -            | -    | 0.8  | V    |
|                                 | Low level input voltage @ IO_VDDx = 1.8V  | -            | -    | 0.63 | V    |
| V <sub>OL</sub>                 | Low level output voltage                  | -            | -    | 0.4  | V    |
| V <sub>OH</sub>                 | High level output voltage                 | IO_VDDx -0.4 | -    | -    | V    |
| I <sub>OL</sub>                 | Low level output current                  | 2.0          | 4.0  | 12.0 | mA   |
| I <sub>OH</sub>                 | High level output current                 | 2.0          | 4.0  | 12.0 | mA   |
| I <sub>OL</sub> for UULP_GPIO_* | Low level output current                  | 1.0          |      | 2.0  | mA   |
| I <sub>OH</sub> for UULP_GPIO_* | High level output current                 | 1.0          |      | 2.0  | mA   |

#### 7.3.8.1 Open-Drain I2C Pins

Table 7.13. Open-Drain I2C Pins

| Symbol          | Parameter                | Min.          | Typ. | Max.          | Unit |
|-----------------|--------------------------|---------------|------|---------------|------|
| V <sub>IH</sub> | High level input voltage | 0.7 * IO_VDDx | -    | -             | V    |
| V <sub>IL</sub> | Low level input voltage  | -             | -    | 0.3 * IO_VDDx | V    |

## 7.4 AC Characteristics

### 7.4.1 Clock Specifications

SiWG917 chipsets require two primary clocks:

- Low frequency 32 kHz clock for sleep manager and RTC
  - Internal 32 kHz RC clock is used for applications with low timing accuracy requirements
  - 32 kHz external crystal clock is used for applications with high timing accuracy requirements
- High frequency clocks
  - 40 MHz Ref clock
  - 32 MHz RC clock
  - High frequency ring oscillator

The chipsets have integrated internal oscillators including crystal oscillators to generate the required clocks. Integrated crystal oscillators enable the use of low-cost passive crystal components. Additionally, in a system where an external clock source is already present, the clock can be reused.

#### 32 kHz XTAL sources:

- External XTAL oscillator providing LVCMOS rail to rail clock input on UULPGPIO (Nano-drive clock should not be supplied).
- Internal 32KHz crystal oscillator.

### 7.4.1.1 Low Frequency Clocks

The 32 kHz clock selection can be done through software. RC oscillator clock is not suited for high timing accuracy applications and can increase system current consumption in duty-cycled power modes.

#### 32 kHz RC Oscillator

Table 7.14. 32 kHz RC Oscillator

| Parameter            | Parameter Description                     | Min | Typ  | Max | Units |
|----------------------|---|-----|------|-----|-------|
| F <sub>osc</sub>     | Oscillator Frequency                      |     | 32.0 |     | kHz   |
| F <sub>osc_Acc</sub> | Frequency Variation with Temp and Voltage |     | 1.2  |     | %     |

#### 32 kHz External Oscillator

An external 32 kHz low-frequency clock can be fed through UULP GPIO.




Figure 7.4. External 32 kHz Oscillator - Rail to Rail

Table 7.15. 32 kHz External Oscillator Specifications

| Parameter            | Parameter Description                          | Min  | Typ    | Max           | Units           |
|----------------------|--|------|--------|---------------|-----------------|
| F <sub>osc</sub>     | Oscillator Frequency                           |      | 32.768 |               | kHz             |
| F <sub>osc_Acc</sub> | Frequency Variation with Temp and Voltage      | -100 |        | 100           | ppm             |
| Duty cycle           | Input duty cycle                               | 30   | 50     | 70            | %               |
| V <sub>AC</sub>      | Input AC peak-peak voltage swing at input pin. | -0.3 | -      | VBATT +/- 10% | V <sub>pp</sub> |

#### 32 kHz Internal XTAL Oscillator

There is an option to use internal 32 kHz low-frequency XTAL clock. Below are the recommended external crystal specs that need to connect to the internal xtal oscillator.

Table 7.16. Internal 32 kHz XTAL Oscillator


| Parameter        | Parameter Description | Min | Typ    | Max | Units |
|------------------|-----------------------|-----|--------|-----|-------|
| F <sub>osc</sub> | Oscillator Frequency  |     | 32.768 |     | kHz   |

| Parameter            | Parameter Description        | Min         | Typ     | Max  | Units |
|----------------------|------------------------------|-------------|---------|------|-------|
| Mode                 | Mode of Operation            | Fundamental |         |      |       |
| Resonance            | Series or Parallel Resonance | Parallel    |         |      |       |
| Drive                | Drive Level                  | 0.5         |         |      | uW    |
| F <sub>osc_Acc</sub> | Frequency Stability *        |             | +/- 250 |      | ppm   |
| ESR                  | Equivalent series resistance |             |         | 80   | KΩ    |
| Load cap             | Load capacitance range       | 4           |         | 12.5 | pF    |

**Note:** Combined frequency offset must be below this limit, with temperature induced changes, tolerance, and the variance of load capacitances (load capacitor and parasitic trace impedance)

### 7.4.1.2 40 MHz Clock

The 40 MHz internal oscillator mode can be used by connecting a 40 MHz crystal between the pins XTAL\_L\_P and XTAL\_N. Load capacitance is integrated inside the chipset and calibrated and the calibrated value can be stored in eFuse using calibration software.



**Table 7.17. 40 MHz Crystal Specifications**

| Parameter            | Parameter Description                     | Min         | Typ | Max | Units |
|----------------------|---|-------------|-----|-----|-------|
| F <sub>osc</sub>     | Oscillator Frequency                      |             | 40  |     | MHz   |
| Mode                 | Mode of Operation                         | Fundamental |     |     |       |
| Resonance            | Series or Parallel Resonance              | Parallel    |     |     |       |
| Drive                | Drive Level                               | 100         |     |     | uW    |
| F <sub>osc_Acc</sub> | Frequency Variation with Temp and Voltage | -20         |     | 20  | ppm   |
| ESR                  | Equivalent series resistance              |             |     | 60  | Ω     |
| Load cap             | Load capacitance range                    | 7           |     | 10  | pF    |

7.4.1.3 32 MHz RC Oscillator

Table 7.18. 32 MHz RC Electrical Specifications

| Parameter        | Parameter Description | Conditions        | Min | Typ  | Max | Units |
|------------------|-----------------------|-------------------|-----|------|-----|-------|
| F <sub>osc</sub> | Oscillation Frequency | Trimmed Frequency |     | 31.7 |     | MHz   |

7.4.2 SDIO 2.0 Secondary

7.4.2.1 Full Speed Mode

Table 7.19. AC Characteristics - SDIO 2.0 Secondary Full Speed Mode

| Parameter         | Parameter Description                | Min. | Typ. | Max. | Unit |
|-------------------|--------------------------------------|------|------|------|------|
| T <sub>sdio</sub> | SDIO_CLK                             | -    | -    | 25   | MHz  |
| T <sub>s</sub>    | SDIO_DATA, SDIO_CMD input setup time | 4    | -    | -    | ns   |
| T <sub>h</sub>    | SDIO_DATA, SDIO_CMD input hold time  | 1.2  | -    | -    | ns   |
| T <sub>od</sub>   | SDIO_DATA, clock to output delay     | -    | -    | 13   | ns   |
| C <sub>L</sub>    | Output Load                          | 5    | -    | 10   | pF   |




Figure 7.5. Interface Timing Diagram for SDIO 2.0 Secondary Full Speed Mode

7.4.2.2 High Speed Mode

Table 7.20. AC Characteristics - SDIO 2.0 Secondary High Speed Mode

| Parameter  | Parameter Description            | Min. | Typ. | Max. | Unit |
|------------|----------------------------------|------|------|------|------|
| $T_{sdio}$ | SDIO_CLK                         | 25   | -    | 50   | MHz  |
| $T_s$      | SDIO_DATA, input setup time      | 4    | -    | -    | ns   |
| $T_h$      | SDIO_DATA, input hold time       | 1.2  | -    | -    | ns   |
| $T_{od}$   | SDIO_DATA, clock to output delay | 2.5  | -    | 13   | ns   |
| $C_L$      | Output Load                      | 5    | -    | 10   | pF   |




Figure 7.6. Interface Timing Diagram for SDIO 2.0 Secondary High Speed Mode

### 7.4.3 SPI Secondary

#### 7.4.3.1 Low Speed Mode

Table 7.21. AC Characteristics - SPI Secondary Low Speed Mode

| Parameter | Parameter Description           | Min. | Typ. | Max. | Unit |
|-----------|---------------------------------|------|------|------|------|
| $T_{spi}$ | SPI_CLK                         | 0    | -    | 25   | MHz  |
| $T_{cs}$  | SPI_CS to output delay          | -    | -    | 7.5  | ns   |
| $T_{cst}$ | SPI CS to input setup time      | 4.5  | -    | -    | -    |
| $T_s$     | SPI_MOSI, input setup time      | 1.4  | -    | -    | ns   |
| $T_h$     | SPI_MOSI, input hold time       | 1.5  | -    | -    | ns   |
| $T_{od}$  | SPI_MISO, clock to output delay | -    | -    | 8.75 | ns   |
| $C_L$     | Output Load                     | 5    | -    | 10   | pF   |





Figure 7.7. Interface Timing Diagram for SPI Secondary Low Speed Mode



### 7.4.3.2 High Speed Mode

**Table 7.22. AC Characteristics - SPI Secondary High Speed Mode**

| Parameter | Parameter Description           | Min. | Typ. | Max. | Unit |
|-----------|---------------------------------|------|------|------|------|
| $T_{spi}$ | SPI_CLK                         | 25   | -    | 80   | MHz  |
| $T_{cs}$  | SPI_CS to output delay          | -    | -    | 7.5  | ns   |
| $T_{cst}$ | SPI CS to input setup time      | 4.5  | -    | -    | -    |
| $T_s$     | SPI_MOSI, input setup time      | 1.4  | -    | -    | ns   |
| $T_h$     | SPI_MOSI, input hold time       | 1.4  | -    | -    | ns   |
| $T_{od}$  | SPI_MISO, clock to output delay | 1.5  | -    | 8.75 | ns   |
| $C_L$     | Output Load                     | 5    | -    | 10   | pF   |




**Figure 7.8. Interface Timing Diagram for SPI Secondary High Speed Mode**

### 7.4.3.3 Ultra High Speed Mode

**Table 7.23. AC Characteristics - SPI Secondary Ultra High Speed Mode**

| Parameter | Parameter Description           | Min. | Typ. | Max. | Unit |
|-----------|---------------------------------|------|------|------|------|
| $T_{spi}$ | SPI_CLK                         | 80   | -    | 100  | MHz  |
| $T_s$     | SPI_MOSI, input setup time      | 1.4  | -    | -    | ns   |
| $T_h$     | SPI_MOSI, input hold time       | 1.4  | -    | -    | ns   |
| $T_{od}$  | SPI_MISO, clock to output delay | 1.5  | -    | 8.75 | ns   |
| $C_L$     | Output Load                     | 5    | -    | 10   | pF   |



**Figure 7.9. Interface Timing Diagram for SPI Secondary Ultra High Speed Mode**

#### 7.4.4 UART

**Table 7.24. AC Characteristics - UART**

| Parameter         | Parameter Description | Min. | Typ. | Max. | Unit |
|-------------------|-----------------------|------|------|------|------|
| T <sub>uart</sub> | CLK                   | 0    | -    | 20   | MHz  |
| T <sub>od</sub>   | Output delay          | 0    | -    | 10   | ns   |
| C <sub>L</sub>    | Output load           | 5    | -    | 25   | pF   |

#### 7.4.5 GPIO Pins

**Table 7.25. AC Characteristics - GPIO Pins**

| Parameter       | Parameter Description | Conditions  | Min. | Typ. | Max. | Unit |
|-----------------|-----------------------|---|------|------|------|------|
| T <sub>rf</sub> | Rise time             | Pin configured as output; SLEW = 1(fast mode)     | 1.0  | -    | 4    | ns   |
| T <sub>ff</sub> | Fall time             | Pin configured as output; SLEW = 1(fast mode)     | 0.9  | -    | 4    | ns   |
| T <sub>rs</sub> | Rise time             | Pin configured as output; SLEW = 0(standard mode) | 1.9  | -    | 5    | ns   |
| T <sub>fs</sub> | Fall time             | Pin configured as output; SLEW = 0(standard mode) | 1.9  | -    | 5    | ns   |
| T <sub>r</sub>  | Rise time             | Pin configured as input                           | 0.3  | -    | 1.3  | ns   |
| T <sub>f</sub>  | Fall time             | Pin configured as input                           | 0.2  | -    | 1.2  | ns   |

#### 7.4.6 Flash Memory

**Table 7.26. AC Characteristics - Flash Memory**

| Parameter         | Parameter Description   | Conditions                                   | Min.  | Typ. | Max. | Unit   |
|-------------------|-------------------------|--|-------|------|------|--------|
| N <sub>endu</sub> | Endurance               | Sector erase/program                         | 10000 | -    | -    | cycles |
|                   |                         | Page erase/program, page in large sector     | 10000 | -    | -    | cycles |
|                   |                         | Page erase/program, page in small sector     | 10000 | -    | -    | cycles |
| T <sub>ret</sub>  | Retention time          | Powered                                      | 10    | -    | -    | years  |
|                   |                         | Unpowered                                    | 10    | -    | -    | years  |
| T <sub>er</sub>   | Block Erase time (32KB) | Page, sector or multiple consecutive sectors | -     | 150  | 1400 | ms     |
| T <sub>prog</sub> | Page Programming time   |  | -     | 0.5  | 3    | ms     |
| T <sub>ce</sub>   | Chip Erase time         |  |       | 20   | 65   | s      |

## 7.4.7 QSPI

### 7.4.7.1 Full Speed Mode (Rising Edge Sampling)

Table 7.27. AC Characteristics - QSPI Full Speed Mode (Rising Edge Sampling)

| Parameter  | Parameter Description                                 | Min. | Typ. | Max. | Unit |
|------------|---|------|------|------|------|
| $T_{qspi}$ | qspi_clk  | 0    | -    | 40   | MHz  |
| $T_{cs}$   | qspi_cs, to clock edge(this is achieved functionally) | 8.6  | -    | -    | ns   |
| $T_s$      | qspi_miso, setup time                                 | 4    | -    | -    | ns   |
| $T_h$      | qspi_miso, hold time                                  | 2.5  | -    | -    | ns   |
| $T_{od}$   | qspi_mosi, clock to output valid                      | -2   | -    | 2    | ns   |
| $C_L$      | Output Load   | 5    | -    | 10   | pF   |




Figure 7.10. Interface Timing Diagram for QSPI Full Speed Mode (Rising Edge Sampling)

7.4.7.2 High Speed Mode (Falling Edge Sampling)

Table 7.28. AC Characteristics - QSPI High Speed Mode (Falling Edge Sampling)

| Parameter  | Parameter Description                                 | Min. | Typ. | Max. | Unit |
|------------|---|------|------|------|------|
| $T_{qspi}$ | qspi_clk  | 0    | -    | 80   | MHz  |
| $T_{cs}$   | qspi_cs, to clock edge(this is achieved functionally) | 4.3  | -    | -    | ns   |
| $T_s$      | qspi_miso, setup time                                 | 4    | -    | -    | ns   |
| $T_h$      | qspi_miso, hold time                                  | 2.5  | -    | -    | ns   |
| $T_{od}$   | qspi_mosi, clock to output valid                      | -2   | -    | 2    | ns   |
| $C_L$      | Output Load   | 5    | -    | 10   | pF   |





Figure 7.11. Interface Timing Diagram for QSPI High Speed Mode (Falling Edge Sampling)

## 7.4.8 PSRAM

### 7.4.8.1 Full Speed Mode (Rising Edge Sampling)

Table 7.29. AC Characteristics - PSRAM Full Speed Mode (Rising Edge Sampling)

| Parameter   | Parameter Description                                   | Min. | Typ. | Max. | Unit |
|-------------|---|------|------|------|------|
| $T_{psram}$ | psram_clk   | 0    | -    | 40   | MHz  |
| $T_{cs}$    | psram_cs, to clock edge (this is achieved functionally) | 8.6  | -    | -    | ns   |
| $T_s$       | psram_miso, setup time                                  | 4    | -    | -    | ns   |
| $T_h$       | psram_miso, hold time                                   | 2.5  | -    | -    | ns   |
| $T_{od}$    | psram_mosi, clock to output valid                       | -2   | -    | 2    | ns   |
| $C_L$       | Output Load   | 5    | -    | 10   | pF   |



Interface Timing Diagram for PSRAM Full Speed Mode (Rise Edge Sampling)

7.4.8.2 High Speed Mode (Falling Edge Sampling)

Table 7.30. AC Characteristics - PSRAM High Speed Mode (Falling Edge Sampling)

| Parameter   | Parameter Description                                  | Min. | Typ. | Max. | Unit |
|-------------|--|------|------|------|------|
| $T_{psram}$ | psram_clk  | 40   | -    | 80   | MHz  |
| $T_{cs}$    | psram_cs, to clock edge(this is achieved functionally) | 4.3  | -    | -    | ns   |
| $T_s$       | psram_miso, setup time                                 | 4    | -    | -    | ns   |
| $T_h$       | psram_miso, hold time                                  | 2.5  | -    | -    | ns   |
| $T_{od}$    | psram_mosi, clock to output valid                      | -2   | -    | 2    | ns   |
| $C_L$       | Output Load  | 5    | -    | 10   | pF   |




Figure 7.12. Interface Timing Diagram for PSRAM High Speed Mode (Falling Edge Sampling)

7.4.9 I2C

7.4.9.1 Fast Speed Mode

Table 7.31. AC Characteristics - I2C Fast Speed Mode

| Parameter    | Parameter Description       | Min. | Typ. | Max. | Unit |
|--------------|-----------------------------|------|------|------|------|
| $T_{i2c}$    | SCL                         | 100  | -    | 400  | KHz  |
| $T_{low}$    | clock low period            | 1.3  | -    | -    | us   |
| $T_{high}$   | clock high period           | 0.6  | -    | -    | us   |
| $T_{sstart}$ | start condition, setup time | 0.6  | -    | -    | us   |
| $T_{hstart}$ | start condition, hold time  | 0.6  | -    | -    | us   |
| $T_s$        | data, setup time            | 100  | -    | -    | ns   |
| $T_{sstop}$  | stop condition, setup time  | 0.6  | -    | -    | us   |
| $C_L$        | Output Load                 | 5    | -    | 10   | pF   |




Figure 7.13. Interface Timing Diagram for I2C Fast Speed Mode

7.4.9.2 High Speed Mode

Table 7.32. AC Characteristics - I2C High Speed Mode

| Parameter    | Parameter Description       | Min. | Typ. | Max. | Unit |
|--------------|-----------------------------|------|------|------|------|
| $T_{i2c}$    | SCL                         | 0.4  | -    | 3.4  | MHz  |
| $T_{low}$    | clock low period            | 160  | -    | -    | ns   |
| $T_{high}$   | clock high period           | 60   | -    | -    | ns   |
| $T_{sstart}$ | start condition, setup time | 160  | -    | -    | ns   |
| $T_{hstart}$ | start condition, hold time  | 160  | -    | -    | ns   |
| $T_s$        | data, setup time            | 10   | -    | -    | ns   |
| $T_h$        | data, hold time             | 0    | -    | 70   | ns   |
| $T_{sstop}$  | stop condition, setup time  | 160  | -    | -    | ns   |
| $C_L$        | Output Load                 | 5    | -    | 10   | pF   |




Figure 7.14. Interface Timing Diagram for I2C High Speed Mode



7.4.10 I2S/PCM Primary and Secondary

7.4.10.1 Primary Mode

Negedge driving and posedge sampling for I2S  
 Posedge driving and negedge sampling for PCM

Table 7.33. AC Characteristics – I2S/PCM Primary Mode

| Parameter | Parameter Description     | Min. | Typ. | Max. | Unit |
|-----------|---------------------------|------|------|------|------|
| $T_{i2s}$ | i2s_clk                   | 0    | -    | 25   | MHz  |
| $T_s$     | i2s_din,i2s_ws setup time | 10   | -    | -    | ns   |
| $T_h$     | i2s_din,i2s_ws hold time  | 3    | -    | -    | ns   |
| $T_{od}$  | i2s_dout output delay     | 0    | -    | 15   | ns   |
| $C_L$     | i2s_dout output load      | 5    | -    | 10   | pF   |




Figure 7.15. Interface Timing Diagram for I2S Primary Mode


**7.4.10.2 Secondary Mode**

Negedge driving and posedge sampling for I2S

Posedge driving and negedge sampling for PCM

**Table 7.34. AC Characteristics - I2S/PCM Secondary Mode**

| Parameter | Parameter Description     | Min. | Typ. | Max. | Unit |
|-----------|---------------------------|------|------|------|------|
| $T_{i2s}$ | i2s_clk                   | 0    | -    | 25   | MHz  |
| $T_s$     | i2s_din,i2s_ws setup time | 7.5  | -    | -    | ns   |
| $T_h$     | i2s_din,i2s_ws hold time  | 2    | -    | -    | ns   |
| $T_{od}$  | i2s_dout output delay     | 0    | -    | 17   | ns   |
| $C_L$     | i2s_dout output load      | 5    | -    | 10   | pF   |



**Figure 7.16. Interface Timing Diagram for I2S Secondary Mode**


### 7.4.11 ULP I2S/PCM Primary and Secondary

#### 7.4.11.1 Primary Mode

Negedge driving and posedge sampling for I2S  
 posedge driving and negedge sampling for PCM

**Table 7.35. AC Characteristics – ULP I2S/PCM Primary Mode**

| Parameter | Parameter Description                   | Min. | Typ. | Max. | Unit |
|-----------|---|------|------|------|------|
| $T_{i2s}$ | i2s_clk                                 | 0    | -    | 10   | MHz  |
| $T_s$     | i2s_din,i2s_ws setup time w.r.t negedge | 15   | -    | -    | ns   |
| $T_h$     | i2s_din,i2s_ws hold time w.r.t negedge  | 0    | -    | -    | ns   |
| $T_{od}$  | i2s_dout output delay                   | 0    | -    | 20   | ns   |
| $C_L$     | i2s_dout output load                    | 5    | -    | 10   | pF   |



**Figure 7.17. Interface timing Diagram for ULP I2S/PCM Primary**

7.4.11.2 Secondary Mode

Nedge driving and posedge sampling for I2S  
 Posedge driving and nedge sampling for PCM

Table 7.36. AC Characteristics - ULP I2S/PCM Secondary Mode

| Parameter | Parameter Description                 | Min. | Typ. | Max. | Unit |
|-----------|---------------------------------------|------|------|------|------|
| $T_{i2s}$ | i2s_clk                               | 0    | -    | 10   | MHz  |
| $T_s$     | i2s_din,i2s_ws setup time w.r.t nedge | 10   | -    | -    | ns   |
| $T_h$     | i2s_din,i2s_ws hold time w.r.t nedge  | 3    | -    | -    | ns   |
| $T_{od}$  | i2s_dout output delay                 | 0    | -    | 20   | ns   |
| $C_L$     | i2s_dout output load                  | 5    | -    | 10   | pF   |




Figure 7.18. Interface Timing Diagram for ULPI2S Secondary


## 7.4.12 SSI Primary/Secondary

### 7.4.12.1 Primary Full Speed Mode

Negedge driving and posedge sampling

**Table 7.37. AC Characteristics - SSI Primary Full Speed Mode**

| Parameter | Parameter Description                   | Min. | Typ. | Max. | Unit |
|-----------|---|------|------|------|------|
| $T_{ssi}$ | SSI_CLK                                 | 0    | -    | 20   | MHz  |
| $T_s$     | SSI_MISO, input setup time              | 17   | -    | -    | ns   |
| $T_h$     | SSI_MISO, input hold time               | 2    | -    | -    | ns   |
| $T_{od}$  | SSI_CS, SSI_MOSI, clock to output valid | 0    | -    | 16   | ns   |
| $C_L$     | Output Load                             | 5    | -    | 10   | pF   |




**Figure 7.19. Interface Timing Diagram for SSI Primary Full Speed Mode**

### 7.4.12.2 Primary High Speed Mode

**Table 7.38. AC Characteristics - SSI Primary High Speed Mode**

| Parameter | Parameter Description                   | Min. | Typ. | Max. | Unit |
|-----------|---|------|------|------|------|
| $T_{ssi}$ | SSI_CLK                                 | 20   | -    | 40   | MHz  |
| $T_s$     | SSI_MISO, input setup time              | 17   | -    | -    | ns   |
| $T_h$     | SSI_MISO, input hold time               | 2    | -    | -    | ns   |
| $T_{od}$  | SSI_CS, SSI_MOSI, clock to output valid | 1    | -    | 16   | ns   |
| $C_L$     | Output Load                             | 5    | -    | 10   | pF   |




**Figure 7.20. Interface Timing Diagram for SSI Primary High Speed Mode**

### 7.4.12.3 Secondary Full Speed Mode

Negedge driving and posedge sampling

**Table 7.39. AC Characteristics – SSI Secondary Full Speed Mode**

| Parameter | Parameter Description           | Min. | Typ. | Max. | Unit |
|-----------|---------------------------------|------|------|------|------|
| $T_{ssi}$ | SSI_CLK                         | 0    | -    | 20   | MHz  |
| $T_s$     | SSI_MOSI,CS, input setup time   | 5    | -    | -    | ns   |
| $T_h$     | SSI_MOSI, input hold time       | 0    | -    | -    | ns   |
| $T_{od}$  | SSI_MISO, clock to output delay | -    | -    | 24   | ns   |
| $C_L$     | Output Load                     | 5    | -    | 10   | pF   |



**Figure 7.21. Interface Timing Diagram for SSI Secondary Full Speed Mode**


### 7.4.13 ULP SSI Primary

#### 7.4.13.1 Primary Full Speed Mode

Negedge driving and posedge sampling

**Table 7.40. AC Characteristics - ULP SSI Primary Full Speed Mode**

| Parameter | Parameter Description                   | Min. | Typ. | Max. | Unit |
|-----------|---|------|------|------|------|
| $T_{ssi}$ | SSI_CLK                                 | 0    | -    | 10   | MHz  |
| $T_s$     | SSI_MISO, input setup time              | 20   | -    | -    | ns   |
| $T_h$     | SSI_MISO, input hold time               | 0    | -    | -    | ns   |
| $T_{od}$  | SSI_CS, SSI_MOSI, clock to output valid | 0    | -    | 25   | ns   |
| $C_L$     | Output Load                             | 5    | -    | 10   | pF   |



**Figure 7.22. Interface Timing Diagram for ULPSSI -- Full Speed Mode**

### 7.4.14 SGPIO/MC-PWM/QEI/SCT Timer/SIO Interfaces

**Table 7.41. AC Characteristics – SGPIO/PWM/QEI**

| Parameter | Parameter Description | Min. | Typ. | Max. | Unit |
|-----------|-----------------------|------|------|------|------|
| $T_{sct}$ | CLK                   | 0    | -    | 10   | MHz  |
| $T_{od}$  | Output delay          | 0    | -    | 20   | ns   |
| $T_s$     | Input setup time      | 10   | -    | -    | ns   |
| $T_h$     | Input hold time       | 1    | -    | -    | ns   |
| $C_L$     | Output load           | 5    | -    | 10   | pF   |

### 7.4.15 USART

**Table 7.42. AC Characteristics - USART**


| Parameter   | Parameter Description | Min. | Typ. | Max. | Unit |
|-------------|-----------------------|------|------|------|------|
| $T_{usart}$ | Interface CLK         | 0    | -    | 20   | MHz  |
| $T_{od}$    | Clock to Output delay | 0    | -    | 20   | ns   |
| $T_s$       | Input setup time      | 10   | -    | -    | ns   |
| $T_h$       | Input hold time       | 1    | -    | -    | ns   |
| $C_L$       | Output load           | 5    | -    | 10   | pF   |

### 7.4.16 GSPI Primary

#### 7.4.16.1 Full Speed Mode

**Table 7.43. AC Characteristics - GSPI Primary Full Speed Mode**

| Parameter  | Parameter Description                                 | Min. | Typ. | Max. | Unit |
|------------|---|------|------|------|------|
| $T_{gspi}$ | gspi_clk  | 0    | -    | 58   | MHz  |
| $T_{cs}$   | gspi_cs, to clock edge(this is achieved functionally) | 4.16 | -    | -    | ns   |
| $T_s$      | gspi_miso, setup time                                 | 2    | -    | -    | ns   |
| $T_h$      | gspi_miso, hold time                                  | 2    | -    | -    | ns   |
| $T_{od}$   | gspi_cs, gspi_mosi, clock to output valid             | 0    | -    | 8    | ns   |
| $C_L$      | Output Load   | 5    | -    | 10   | pF   |



**Figure 7.23. Interface Timing Diagram for GSPI Primary Full Speed Mode**



7.4.16.2 High Speed Mode

Table 7.44. AC Characteristics - GSPI Primary High Speed Mode

| Parameter  | Parameter Description                                 | Min. | Typ. | Max. | Unit |
|------------|---|------|------|------|------|
| $T_{gspi}$ | gspi_clk  | 58   | -    | 116  | MHz  |
| $T_{cs}$   | gspi_cs, to clock edge(this is achieved functionally) | 4.16 | -    | -    | ns   |
| $T_s$      | gspi_miso, setup time                                 | 2    | -    | -    | ns   |
| $T_h$      | gspi_miso, hold time                                  | 2    | -    | -    | ns   |
| $T_{od}$   | gspi_cs, gspi_mosi, clock to output valid             | 0    | -    | 8    | ns   |
| $C_L$      | Output Load   | 5    | -    | 10   | pF   |




Figure 7.24. Interface Timing Diagram for GSPI Primary High Speed Mode

7.4.17 Cortex-M4 JTAG

Table 7.45. AC Characteristics - Cortex-M4 JTAG

| Parameter | Parameter Description | Min. | Typ. | Max. | Unit |
|-----------|-----------------------|------|------|------|------|
| $T_{tck}$ | TCK period            | -    | -    | 20   | MHz  |
| $T_s$     | Setup                 | 5    | -    | -    | ns   |
| $T_h$     | Hold                  | 4    | -    | -    | ns   |
| $T_{od}$  | Output Delay          | 0    | -    | 38.5 | ns   |
| $C_L$     | Output Load           | 5    | -    | 10   | pF   |





Figure 7.25. Interface Timing Diagram for Cortex-M4 JTAG

### 7.4.18 Cortex-M4 Trace

**Table 7.46. AC Characteristics - Cortex-M4 Trace**

| Parameter          | Parameter Description | Min. | Typ. | Max. | Unit |
|--------------------|-----------------------|------|------|------|------|
| $T_{\text{trace}}$ | TRACECLK Period       | 0    | -    | 100  | MHz  |
| $T_{\text{od}}$    | Output Delay          | 1.2  | -    | 8    | ns   |
| $C_L$              | Output Load           | 5    | -    | 10   | pF   |



**Figure 7.26. Interface Timing Diagram for Cortex-M4 Trace**

### 7.5 Analog Peripherals

The following analog peripherals are available:

- 2x Analog Comparators
- 3x General purpose Op-Amp
- 16 channel, 12 bit, 5 MSPS Analog to Digital Converter with both single ended and differential modes
- 10 bit, 5 MSPS Digital to Analog Converter

### 7.5.1 Analog Comparators

Analog comparator is a peripheral circuit that compares two analog voltage inputs and gives a logical output based on comparison.

There are 9 different inputs for each pin of comparator, and 2 of the 9 are external pin inputs.

The following cases of comparison are possible

1. Compare external pin inputs
2. Compare external pin input to internal voltages.
3. Compare internal voltages.

The comparator compares inputs p and n to produce an output, cmp\_out.

$p > n$ , cmp\_out = 1

$p < n$ , cmp\_out = 0

Analog Peripherals consists of 2 comparators whose inputs can be programmed independently. The reference buffer and resistor bank are shared between the two comparators and can be enabled only when at least one of the comparators is enabled.

**Table 7.47. Analog Comparator Electrical Specifications**

| Parameter              | Parameter Description  | Conditions                                     | Min  | Typ | Max             | Units |
|------------------------|--|--|------|-----|-----------------|-------|
| V <sub>ref</sub>       | Programmable voltage reference range                                       |  | 0.1  |     | 1.1             | V     |
| V <sub>ref_step</sub>  | Programmable voltage reference step size                                   |  |      | 0.1 |                 | V     |
| V <sub>os_comp</sub>   | The minimum voltage difference required between inputs to make output high | Typical value corresponds to 1-sigma variation |      | 1.4 |                 | mV    |
| V <sub>hyst_comp</sub> | Hysteresis = 2'd1  |  |      | 60  |                 | mV    |
|                        | Hysteresis = 2'd3  |  |      | 90  |                 | mV    |
| ICMR_comp              | Input common-mode range  |  | 0.15 |     | ULP_IO_VDD-0.15 | V     |
| I <sub>q_comp</sub>    | Current consumption on VBATT with all blocks enabled                       |  |      | 305 |                 | uA    |

## 7.5.2 Auxiliary (AUX) LDO

Table 7.48. AUX LDO Electrical Specifications - Regulation Mode

| Parameter    | Parameter Description                 | Conditions                 | Min  | Typ | Max  | Units   |
|--------------|---------------------------------------|----------------------------|------|-----|------|---------|
| $V_{in}$     | Input Supply Voltage                  | AUX LDO in Regulation Mode | 2.97 | 3.3 | 3.63 | V       |
| $V_{outmax}$ | Max Output voltage programmable       |                            |      | 2.8 |      | V       |
| $V_{outmin}$ | Min Output voltage programmable       |                            |      | 1.6 |      | V       |
| $V_{step}$   | Output voltage programmable step size |                            |      | 80  |      | mV      |
| $I_{load}$   | Load current capability               |                            |      |     | 16   | mA      |
| $I_q$        | Quiescent current                     |                            |      | 80  |      | $\mu$ A |

Table 7.49. AUX LDO Electrical Specifications - Bypass Mode

| Parameter  | Parameter Description                                       | Conditions                      | Min  | Typ  | Max  | Units |
|------------|---|---------------------------------|------|------|------|-------|
| $V_{in}$   | Input Supply Voltage  | AUX LDO in Bypass Mode          | 1.71 | 1.8  | 1.98 | V     |
| $R_{on}$   | ON Resistance between $V_{in}$ to $V_{out}$ pins of AUX LDO |                                 |      | 6.3  |      | Ohm   |
| $V_{drop}$ | Voltage drop from $V_{in}$ to $V_{out}$                     | Load = 16mA (Max)               |      | 100  |      | mV    |
| $V_{out}$  | $V_{out} = V_{in} - R_{on} * I_{load}$                      | Load = 16mA at $V_{in} = 1.71V$ |      | 1.61 |      | V     |

**Note:**

1. Maximum load current is possible when the three op-amps, two analog comparators, ADC, and DAC are all enabled.
2. Programmable output voltage step,  $V_{step}$ , can vary up to  $\pm 5\%$ .

### 7.5.3 Analog to Digital Converter

- 12 bit precision ADC
- Single ended mode and differential mode configuration
- Two clock latency

**Table 7.50. ADC Electrical Specifications**

| Parameter            | Parameter Description                                  | Conditions                         | Min | Typ. | Max        | Units |
|----------------------|--|------------------------------------|-----|------|------------|-------|
| N                    | Resolution of ADC                                      |                                    |     | 12   |            | bits  |
| N <sub>channel</sub> | Number of channels – Single ended Mode                 |                                    |     | 16   |            | -     |
|                      | Number of channels – Differential Mode                 |                                    |     | 8    |            |       |
| f <sub>ADC</sub>     | ADC sampling and input clock frequency                 |                                    |     |      | 5          | MHz   |
| V <sub>AIN</sub>     | Input voltage range – Single ended Mode                | Positive terminal                  | 0   |      | AUX_AVDD   | V     |
|                      | Differential Input voltage range – Differential Mode   | Positive & negative terminals      | 0   |      | AUX_AVDD/2 |       |
| R <sub>in</sub>      | Input resistance                                       | Single Channel input conversion    |     | 100  |            | KΩ    |
| C <sub>sampled</sub> | ADC internal sample and hold capacitor                 |                                    |     | 3    |            | pF    |
| C <sub>fixed</sub>   | Fixed capacitance from multiplexers and ESD protection |                                    |     | 2    |            | pF    |
| t <sub>s</sub>       | Sampling time  |                                    | 0.1 |      |            | uS    |
| G <sub>err</sub>     | Gain Error   |                                    | -2  |      | 2          | %     |
| Offset               | Offset   |                                    | -2  |      | 2          | mV    |
| ENOB                 | Effective number of bits                               |                                    |     | 10.1 |            | bits  |
| SNDR                 | Signal to noise and distortion ratio                   |                                    |     | 62.5 |            | dB    |
| I <sub>active</sub>  | Active current consumption                             | Input frequency<br>100kHz at 5Msps |     | 1.5  |            | mA    |

#### 7.5.4 Digital to Analog Converter

- 10 bit precision DAC
- Single ended voltage outputs
- 1.71 to 3.63V supply operation.

**Table 7.51. DAC Electrical Specifications**

| Parameter         | Parameter Description    | Conditions   | Min | Typ           | Max | Units |
|-------------------|--------------------------|--|-----|---------------|-----|-------|
| VOL               | Lowest output voltage    |  |     | 0.15*AUX_AVDD |     | V     |
| VOH               | Highest output voltage   |  |     | 0.85*AUX_AVDD |     | V     |
| R <sub>load</sub> | Resistive load           | Connect to ground  | 5   |               |     | KΩ    |
| C <sub>load</sub> | Load capacitance         |  |     |               | 50  | pF    |
| SNDR              | Signal to Noise Ratio    | At an input frequency of 100kHz and sampling frequency of 5MHz |     | 50            |     | dB    |
| ENOB              | Effective number of Bits | At an input frequency of 100kHz and sampling frequency of 5MHz |     | 8             |     | bits  |

### 7.5.5 Op-Amp

There are 3 general purpose Operational Amplifiers (Op-Amps) offering rail-to-rail inputs and outputs. The Op-Amps can be configured as:

1. Unity gain amplifier
2. Trans-Impedance Amplifier (TIA)
3. Non-inverting Programmable Gain Amplifier (PGA)
4. Inverting Programmable Gain Amplifier (PGA)
5. Non-inverting Programmable hysteresis comparator
6. Inverting Programmable hysteresis comparator
7. Cascaded Non-Inverting PGA
8. Cascaded Inverting PGA
9. Two Op-Amps Differential Amplifier
10. Instrumentation Amplifier

**Note:**

- In the above list, #7, #8, #9 are configured by cascading 2 Op-Amps
- In the above list, #10 is configured by cascading 3 Op-Amps

**Table 7.52. Opamp Electrical Specifications**

| Parameter        | Parameter Description                           | Conditions                                | Min | Typ | Max            | Units   |
|------------------|---|---|-----|-----|----------------|---------|
| V <sub>in</sub>  | Input Voltage range                             |   | 0   |     | AUX_AVDD       | V       |
| V <sub>out</sub> | output voltage range                            | 1mA, source or sink                       | 0.1 |     | AUX_AVDD - 0.1 | V       |
| I <sub>out</sub> | output current capability, source or sink       | 0.5 < V <sub>out</sub> < AUX_AVDD-0.5     |     |     | 3              | mA      |
| V <sub>os</sub>  | Input offset voltage (1 sigma)                  | power mode = high<br>C <sub>L</sub> =50pF |     | 2.2 |                | mV      |
|                  |   | power mode = low<br>C <sub>L</sub> =50pF  |     | 2.2 |                | mV      |
| Ge1              | Gain error, unity gain buffer mode, RL=1Kohm    | power mode = high<br>C <sub>L</sub> =50pF |     | 1   |                | %       |
|                  |   | power mode = low<br>C <sub>L</sub> =50pF  |     | 1   |                | %       |
| PM               | Phase margin, in UGB mode                       | power mode = high<br>C <sub>L</sub> =50pF |     | 59  |                | degrees |
|                  |   | power mode = low<br>C <sub>L</sub> =50pF  |     | 63  |                | degrees |
| GBW              | Gain-bandwidth product                          | power mode = high<br>C <sub>L</sub> =50pF |     | 17  |                | MHz     |
|                  |   | power mode = low<br>C <sub>L</sub> =50pF  |     | 7.5 |                | MHz     |
| THD_UGB          | Total Harmonic Distortion, at 100KHz (UGB mode) | power mode = high<br>C <sub>L</sub> =50pF |     | -64 |                | dB      |
|                  |   | power mode = low<br>C <sub>L</sub> =50pF  |     | -62 |                | dB      |


| Parameter       | Parameter Description  | Conditions                                | Min | Typ  | Max | Units |
|-----------------|--|---|-----|------|-----|-------|
| THD             | Total Harmonic Distortion, at 10KHz<br>(Non inv amp mode, gain = 51) | power mode = high<br>C <sub>L</sub> =50pF |     | -58  |     | dB    |
|                 |  | power mode = low<br>C <sub>L</sub> =50pF  |     | -56  |     | dB    |
| PSRR            | DC Power supply rejection ratio                                      | power mode = high<br>C <sub>L</sub> =50pF |     | 90   |     | dB    |
|                 |  | power mode = low<br>C <sub>L</sub> =50pF  |     | 90   |     | dB    |
| CMRR            | DC Common mode rejection ratio                                       | power mode = high<br>C <sub>L</sub> =50pF |     | 70   |     | dB    |
|                 |  | power mode = low<br>C <sub>L</sub> =50pF  |     | 71   |     | dB    |
| I <sub>dd</sub> | Quiescent current - 1 Op-Amp   | power mode = high<br>C <sub>L</sub> =50pF |     | 0.95 |     | mA    |
|                 |  | power mode = low<br>C <sub>L</sub> =50pF  |     | 315  |     | uA    |



### 7.5.6 Temperature Sensor

- Consists of Ring Oscillator (RO) based and BJT based temp sensor.
- Generates PTAT Voltage from BJT based band gap.
- Buffered PTAT voltage is given at ADC Input.
- Output of the ADC is linear function of temperature.
- Generates Temperature dependent and independent clock
- Digital logic to convert the output clock to temperature

Figure 7.27. Temperature Sensors



The BJT based sensor works for temperature range from -40°C to 125°C and AUX\_VDD voltage variation from 1.71V to 3.63V. It outputs the digital word having a resolution of nearly 1°C. The conversion time is 2 clock cycles of ADC after turning ON the temperature sensor. Typically, the block consumes 110uA of current and leakage current is 800pA.

The RO based sensor will output 2 clocks i.e. one varies linearly with temperature and other is independent of temperature. The PTAT clock cycles are counted in the fixed duration set by the other constant clock and this count value is proportional to the temperature. Current consumption of RO based sensor is 5uA and leakage of nearly 1.15nA.

Table 7.53. BJT Based Temperature Sensor Electrical Specifications

| Parameter | Parameter Description | Conditions | Min | Typ | Max | Units |
|-----------|-----------------------|------------|-----|-----|-----|-------|
| Accuracy  |                       |            |     | 5   |     | °C    |

### 7.6 RF Characteristics

In the sub-sections below,

- All numbers are measured at Typical operating conditions (TA = 25°C, PA2G\_AVDD/VINBCKDC = 3.3 V) unless otherwise stated. For Support of 1.8 V on RF/PA, please contact Silicon Labs.
- Please refer to Section 8.1.1 (Reference Schematics). As shown in Reference Schematics (RF Front End-External Switch), there are “3” IC Pins “RF\_TX, RF\_RX, and RF\_BLE\_TX”. RF Front end includes the matching network, RF switch and a band-pass filter. Typical Front-end loss is about 2-dB. Silicon Labs recommends using suggested reference design to be able to meet these specs.
- In the sub-sections below, all reported Receiver Sensitivity and Transmit Power numbers are at IC pins based on RF Front End (External Switch option). The value at the antenna port will be based on Front End loss (Typically 2dB lower than at IC pin)
- Following performance numbers are measured at Typical and room temperature operating conditions. There can be variation across parts and PVT.

## 7.6.1 WLAN 2.4 GHz Transmitter Characteristics

### 7.6.1.1 Transmitter Characteristics with 3.3V Supply

- TA = 25°C, PA2G\_AVDD/VINBCKDC = 3.3 V. Remaining supplies are at typical operating conditions. Parameters are referred at IC pin (RF\_TX).

**Table 7.54. Transmitter Characteristics with 3.3 V Supply**

| Parameter   | Condition          | Notes       | Min | Typ  | Max | Units |
|---|--------------------|-------------|-----|------|-----|-------|
| Transmit Power for 20MHz Bandwidth, with EVM limits | DSSS - 1 Mbps      | EVM< -9 dB  | -   | 20   | -   | dBm   |
|   | CCK - 11 Mbps      | EVM< -9 dB  | -   | 20   | -   | dBm   |
|   | OFDM - 6 Mbps      | EVM< -5 dB  | -   | 20   | -   | dBm   |
|   | OFDM - 54 Mbps     | EVM< -25 dB | -   | 16   | -   | dBm   |
|   | HT MCS0 Mixed Mode | EVM< -5 dB  | -   | 20   | -   | dBm   |
|   | HT MCS7 Mixed Mode | EVM< -27 dB | -   | 15.5 | -   | dBm   |
|   | HE MCS0 SU         | EVM< -5 dB  | -   | 18.5 | -   | dBm   |
|   | HE MCS7 SU         | EVM< -27 dB | -   | 14   | -   | dBm   |

**Note:**

- There can be a variation of up to 2dB in Tx power across channels at Typical/Room temperature.
- Each device is tested during manufacturing and set for best power while meeting the IEEE EVM and spectral mask requirements. It is mandatory for the customer to calibrate Crystal ppm offset error and recommended to adjust Gain offset on their hardware to achieve accurate Tx power for regulatory purposes. Refer to App notes for more details.
- To meet FCC emission limits, Band-Edge channels (1 and 11) Tx Power will be lowest .Other Channels will be relatively lower compared to middle channels. Refer to Regulatory Certification App note for more details. The radiated power in band edge is a strong function of the antenna properties. Front end reference design has an external bandpass filter to meet the regulatory emission standards, including FCC. Silicon Labs recommends using the same reference design.
- Channels 1 (2412 MHz) through 11 (2462 MHz) are supported for FCC. Channels 1 (2412 MHz) through 13 (2472MHz) are supported for Europe and Japan. Channel 14 is supported for Japan.

## 7.6.2 WLAN 2.4 GHz Receiver Characteristics on High-Performance (HP) RF Chain

- TA = 25°C, PA2G\_AVDD/VINBCKDC= 3.3 V. Remaining supplies are at typical operating conditions. Parameters are referred at IC pin (RF\_RX)
- All WLAN receiver sensitivity numbers and adjacent channel numbers are at < 10% PER limit for 11g/n/ax rates and <8% PER limit for 11b rates
  - Packet sizes are 1024 bytes for 802.11 b/g data rates and 4096 bytes for 802.11n
  - Packet sizes are 4096 bytes for 802.11ax for SU
- Carrier modulation is non-DCM
- For WLAN ACI cases, the desired signal power is 3 dB (11g/n/ax) and 6dB (11b) above standard defined sensitivity levels respectively

Table 7.55. WLAN 2.4 GHz Receiver Characteristics on HP RF Chain

| Parameter                                      | Condition/Notes      | Min   | Typ   | Max | Units |
|--|----------------------|-------|-------|-----|-------|
| Sensitivity for 20MHz Bandwidth <sup>(1)</sup> | 11b 1 Mbps DSSS      | -     | -97.5 | -   | dBm   |
|  | 11b 2 Mbps DSSS      | -     | -92.5 | -   | dBm   |
|  | 11b 5.5 Mbps CCK     | -     | -91   | -   | dBm   |
|  | 11b 11 Mbps CCK      | -     | -88   | -   | dBm   |
|  | 11g 6 Mbps OFDM      | -     | -93   | -   | dBm   |
|  | 11g 9 Mbps OFDM      | -     | -92   | -   | dBm   |
|  | 12 Mbps OFDM         | -     | -91   | -   | dBm   |
|  | 18 Mbps OFDM         | -     | -89   | -   | dBm   |
|  | 24 Mbps OFDM         | -     | -86   | -   | dBm   |
|  | 36 Mbps OFDM         | -     | -82   | -   | dBm   |
|  | 48 Mbps OFDM         | -     | -78   | -   | dBm   |
|  | 54 Mbps OFDM         | -     | -76.5 | -   | dBm   |
|  | HT MCS0 Mixed Mode   | -     | -92   | -   | dBm   |
|  | HT20 MCS1 Mixed Mode | -     | -90.5 | -   | dBm   |
|  | HT20 MCS2 Mixed Mode | -     | -87.5 | -   | dBm   |
|  | HT20 MCS3 Mixed Mode | -     | -85   | -   | dBm   |
|  | HT20 MCS4 Mixed Mode | -     | -81   | -   | dBm   |
|  | HT20 MCS5 Mixed Mode | -     | -77   | -   | dBm   |
|  | HT20 MCS6 Mixed Mode | -     | -75   | -   | dBm   |
|  | HT20 MCS7 Mixed Mode | -     | -73   | -   | dBm   |
|  | HE20 MCS0 SU         | -     | -91.5 | -   | dBm   |
|  | HE20 MCS1 SU         | -     | -90   | -   | dBm   |
|  | HE20 MCS2 SU         | -     | -87   | -   | dBm   |
|  | HE20 MCS3 SU         | -     | -84.5 | -   | dBm   |
|  | HE20 MCS4 SU         | -     | -80.5 | -   | dBm   |
|  | HE20 MCS5 SU         | -     | -76.5 | -   | dBm   |
| HE MCS6 SU                                     | -                    | -74.5 | -     | dBm |       |
| HE MCS7 SU                                     | -                    | -72   | -     | dBm |       |
| HE MCS0 ER                                     | -                    | -92.5 | -     | dBm |       |
| Maximum Input Level for PER below 10%          | 802.11 b             | -     | 3     | -   | dBm   |
|  | 802.11g              | -     | -2    | -   | dBm   |
|  | 802.11n              | -     | -4    | -   | dBm   |
|  | 802.11ax             | -     | -2.5  | -   | dBm   |

| Parameter  | Condition/Notes    | Min | Typ | Max | Units |
|--|--------------------|-----|-----|-----|-------|
| Adjacent Channel Interference  | 1 Mbps DSSS        | -   | 43  | -   | dB    |
|  | 11 Mbps DSSS       | -   | 35  | -   | dB    |
|  | 6 Mbps OFDM        | -   | 38  | -   | dB    |
|  | 54 Mbps OFDM       | -   | 18  | -   | dB    |
|  | HT MCS0 Mixed Mode | -   | 38  | -   | dB    |
|  | HT MCS7 Mixed Mode | -   | 17  | -   | dB    |
|  | HE MCS0 SU         | -   | 16  | -   | dB    |
|  | HE MCS7 SU         | -   | 3   | -   | dB    |
| Alternate Adjacent Channel Interference  | 1 Mbps DSSS        | -   | 49  | -   | dB    |
|  | 11 Mbps DSSS       | -   | 42  | -   | dB    |
|  | 6 Mbps OFDM        | -   | 49  | -   | dB    |
|  | 54 Mbps OFDM       | -   | 27  | -   | dB    |
|  | HT MCS0 Mixed Mode | -   | 48  | -   | dB    |
|  | HT MCS7 Mixed Mode | -   | 26  | -   | dB    |
|  | HE MCS0 SU         | -   | 48  | -   | dB    |
|  | HE MCS7 SU         | -   | 25  | -   | dB    |
| <b>Note:</b>   |                    |     |     |     |       |
| 1. Rx Sensitivity Variation is up to 1 dB for channels (1, 2, 3, 4, 5, 9, and 10) at Typical/Room temperature.       |                    |     |     |     |       |
| 2. Rx sensitivity may be degraded up to 2 dB for channels (6, 7, 8, 11, 12, 13, and 14) at Typical/Room temperature. |                    |     |     |     |       |

### 7.6.3 WLAN 2.4 GHz Receiver Characteristics on Low-Power (LP) RF Chain

- TA = 25°C, PA2G\_AVDD/VINBCKDC= 3.3 V. Remaining supplies are at typical operating conditions. Parameters are referred at IC pin (RF\_RX)
- All WLAN receiver sensitivity numbers and adjacent channel numbers are at < 10% PER limit for 11g/n/ax rates and <8% PER limit for 11b rates
  - Packet sizes are 1024 bytes for 802.11 b/g data rates and 4096 bytes for 802.11n
  - Packet sizes are 4096 bytes for 802.11ax for SU
- Carrier modulation is non-DCM
- For WLAN ACI cases, the desired signal power is 3 dB (11g/n/ax) and 6dB (11b) above standard defined sensitivity levels respectively

**Table 7.56. WLAN 2.4 GHz Receiver Characteristics on LP RF Chain**

| Parameter                                      | Condition/Notes      | Min   | Typ   | Max | Units |
|--|----------------------|-------|-------|-----|-------|
| Sensitivity for 20MHz Bandwidth <sup>(1)</sup> | 11b 1 Mbps DSSS      | -     | -97   | -   | dBm   |
|  | 11b 2 Mbps DSSS      | -     | -92   | -   | dBm   |
|  | 11b 5.5 Mbps CCK     | -     | -90.5 | -   | dBm   |
|  | 11b 11 Mbps CCK      | -     | -87.5 | -   | dBm   |
|  | 11g 6 Mbps OFDM      | -     | -92.5 | -   | dBm   |
|  | 11g 9 Mbps OFDM      | -     | -91.5 | -   | dBm   |
|  | 12 Mbps OFDM         | -     | -90.5 | -   | dBm   |
|  | 18 Mbps OFDM         | -     | -88.5 | -   | dBm   |
|  | 24 Mbps OFDM         | -     | -85.5 | -   | dBm   |
|  | 36 Mbps OFDM         | -     | -81.5 | -   | dBm   |
|  | HT20 MCS0 Mixed Mode | -     | -91.5 | -   | dBm   |
|  | HT20 MCS1 Mixed Mode | -     | -90   | -   | dBm   |
|  | HT20 MCS2 Mixed Mode | -     | -87   | -   | dBm   |
|  | HT20 MCS3 Mixed Mode | -     | -84.5 | -   | dBm   |
| HT20 MCS4 Mixed Mode                           | -                    | -80.5 | -     | dBm |       |
| Maximum Input Level for PER below 10%          | 802.11 b             | -     | -6    | -   | dBm   |
|  | 802.11g              | -     | 0.5   | -   | dBm   |
|  | 802.11n              | -     | -0.5  | -   | dBm   |
|  | 802.11ax             | -     | -     | -   | dBm   |
| Adjacent Channel Interference                  | 1 Mbps DSSS          | -     | 43    | -   | dB    |
|  | 11 Mbps DSSS         | -     | 36    | -   | dB    |
|  | 6 Mbps OFDM          | -     | 38    | -   | dB    |
|  | 36 Mbps OFDM         | -     | 25    | -   | dB    |
|  | HT MCS0 Mixed Mode   | -     | 38    | -   | dB    |
|  | HT MCS4 Mixed Mode   | -     | 24    | -   | dB    |

| Parameter                               | Condition/Notes    | Min | Typ | Max | Units |
|---|--------------------|-----|-----|-----|-------|
| Alternate Adjacent Channel Interference | 1 Mbps DSSS        | -   | 46  | -   | dB    |
|   | 11 Mbps DSSS       | -   | 40  | -   | dB    |
|   | 6 Mbps OFDM        | -   | 43  | -   | dB    |
|   | 36 Mbps OFDM       | -   | 31  | -   | dB    |
|   | HT MCS0 Mixed Mode | -   | 43  | -   | dB    |
|   | HT MCS4 Mixed Mode | -   | 30  | -   | dB    |

**Note:**

- Rx Sensitivity Variation is up to 1 dB for channels (1, 2, 3, 4, 5, 9, and 10) at Typical/Room temperature.
- Rx sensitivity may be degraded up to 2 dB for channels (6, 7, 8, 11, 12, 13, and 14) at Typical/Room temperature.

## 7.6.4 Bluetooth Transmitter - Characteristics on High-Performance (HP) RF Chain

### 7.6.4.1 Transmitter Characteristics with 3.3 V Supply

TA = 25°C, PA2G\_AVDD/VINBCKDC = 3.3 V. Remaining supplies are at typical operating conditions. Parameters are referred at IC pin (RF\_TX)

**Table 7.57. Bluetooth Transmitter Characteristics with 3.3 V Supply**

| Parameter                              | Condition       | Notes | Min | Typ  | Max | Units |
|--|-----------------|-------|-----|------|-----|-------|
| Transmit Power                         | LE 1Mbps        |       | -   | 19.5 | -   | dBm   |
|  | LE 2Mbps        |       | -   | 19.5 | -   | dBm   |
|  | LR 500 Kbps     |       | -   | 19   | -   | dBm   |
|  | LR 125 Kbps     |       | -   | 19.5 | -   | dBm   |
| Adjacent Channel Power  M-N  = 2       | LE              |       | -   | -26  | -   | dBm   |
|  | LR              |       | -   | -    | -   | dBm   |
| Adjacent Channel Power  M-N  > 2       | LE              |       | -   | -36  | -   | dBm   |
|  | LR              |       | -   | -    | -   | dBm   |
| BLE Modulation Characteristics @ 1Mbps | Δf1 Avg         |       | -   | 250  | -   | kHz   |
|  | Δf2 Max         |       | -   | 250  | -   | kHz   |
|  | Δf2 Avg/Δf1 Avg |       | -   | 1.38 | -   | -     |

**Note:**

- There can be up to 2 dB Variation in Tx Power across channels.
- ETSI Max Power should be limited to 10dBm because, device falls under DTS, non adaptive.
- In FCC - LR 125kbps Max Power should be limited to 13 dBm to meet PSD requirement because, device falls under DTS, non adaptive.
- In FCC, Channel 2480MHz ,2Mbps data rate Tx output Power is limited by Band edge.
- Noise-floor is -159dBm/Hz with spurious tone power is -65dBm at 1601.33 MHz when transmitted signal is at 2402 MHz

### 7.6.5 Bluetooth Transmitter Characteristics on Low-Power (LP) 8 dBm RF Chain

TA = 25°C, PA2G\_AVDD/VINBCKDC = 3.3 V. Remaining supplies are at typical operating conditions. Parameters are referred at IC pin (RF\_BLETX)

**Table 7.58. Bluetooth Transmitter Characteristics on 8 dBm RF Chain**

| Parameter                              | Condition/Notes | Min | Typ | Max | Units |
|--|-----------------|-----|-----|-----|-------|
| Transmit Power                         | LE 1Mbps        | -   | 8   | -   | dBm   |
|  | LE 2Mbps        | -   | 8   | -   | dBm   |
|  | LR 500 Kbps     | -   | 8   | -   | dBm   |
|  | LR 125 kbps     | -   | 8   | -   | dBm   |
| Adjacent Channel Power  M-N  = 2       | LE              | -   | -32 | -   | dBm   |
|  | LR              | -   | -   | -   | dBm   |
| Adjacent Channel Power  M-N  > 2       | LE              | -   | -40 | -   | dBm   |
|  | LR              | -   | -   | -   | dBm   |
| BLE Modulation Characteristics @ 1Mbps | Δf1 Avg         | -   | 248 | -   | kHz   |
|  | Δf2 Max         | -   | 249 | -   | kHz   |
|  | Δf2 Avg/Δf1 Avg | -   | 1.3 | -   | -     |

**Note:** In FCC Tx Power in 2480MHz@2Mbps is limited by Band edge

### 7.6.6 Bluetooth Transmitter Characteristics on Low-Power (LP) 0 dBm RF Chain

TA = 25°C, PA2G\_AVDD/VINBCKDC = 3.3 V. Remaining supplies are at typical operating conditions. Parameters are referred at IC pin (RF\_RX)

**Table 7.59. Bluetooth Transmitter Characteristics on Low-Power (LP) 0 dBm RF Chain**

| Parameter                              | Condition/Notes | Min | Typ  | Max | Units |
|--|-----------------|-----|------|-----|-------|
| Transmit Power                         | LE 1Mbps        | -   | -0.5 | -   | dBm   |
|  | LE 2Mbps        | -   | -0.5 | -   | dBm   |
|  | LR 500 Kbps     | -   | -0.5 | -   | dBm   |
|  | LR 125 kbps     | -   | -0.5 | -   | dBm   |
| Adjacent Channel Power  M-N  = 2       | LE              | -   | -41  | -   | dBm   |
|  | LR              | -   | -    | -   | dBm   |
| Adjacent Channel Power  M-N  > 2       | LE              | -   | -47  | -   | dBm   |
|  | LR              | -   | -    | -   | dBm   |
| BLE Modulation Characteristics @ 1Mbps | Δf1 Avg         | -   | 248  | -   | kHz   |
|  | Δf2 Max         | -   | 249  | -   | kHz   |
|  | Δf2 Avg/Δf1 Avg | -   | 1.3  | -   | -     |



### 7.6.7 Bluetooth Receiver Characteristics on High-Performance (HP) RF Chain

TA = 25°C, PA2G\_AVDD/VINBCKDC = 3.3 V. Remaining supplies are at typical operating conditions. Parameters are referred at IC pin (RF\_RX)

**Table 7.60. Bluetooth Receiver Characteristics on HP RF Chain**

| Parameter   | Condition/Notes                                     | Min | Typ    | Max | Units |
|---|---|-----|--------|-----|-------|
| Sensitivity, Dirty TX off <sup>(1)</sup>            | LE (1 Mbps), 37 bytes, PER=30.8%                    | -   | -96    | -   | dBm   |
|   | LE (1 Mbps), 255 bytes, PER=30.2%                   | -   | -94    | -   | dBm   |
|   | LE (2 Mbps), 37 bytes, PER=30.8%                    | -   | -93    | -   | dBm   |
|   | LE (2 Mbps), 255 bytes, PER=30.2%                   | -   | -91    | -   | dBm   |
|   | LR (500 Kbps), 37 bytes, PER=30.8%                  | -   | -102.5 | -   | dBm   |
|   | LR (500 Kbps), 255 bytes, PER=30.2%                 | -   | -101.5 | -   | dBm   |
|   | LR (125 Kbps), 37 bytes, PER=30.8%                  | -   | -107   | -   | dBm   |
|   | LR (125 Kbps), 255 bytes, PER=30.2%                 | -   | -106   | -   | dBm   |
| Maximum Input Level                                 | LE 1Mbps, 2Mbps, 255 bytes PER=30.2%                | -   | 2      | -   | dBm   |
|   | LR 500kps, 125kbps, 255 bytes PER=30.2%             | -   | 3      | -   | dBm   |
| C/I Performance                                     | LE 1Mbps, co-channel PER=30.8%                      | -   | -10    | -   | dB    |
|   | LE 1Mbps, adjacent +1 MHz PER=30.8%                 | -   | -6     | -   | dB    |
|   | LE 1Mbps, adjacent -1 MHz PER=30.8%                 | -   | -4     | -   | dB    |
|   | LE 1Mbps, adjacent +2 MHz PER=30.8%                 | -   | 23     | -   | dB    |
|   | LE 1Mbps, adjacent -2 MHz PER=30.8%                 | -   | 28     | -   | dB    |
|   | LE 1Mbps, adjacent +3 MHz PER=30.8%                 | -   | 29     | -   | dB    |
|   | LE 1Mbps, adjacent -3 MHz PER=30.8%                 | -   | 35     | -   | dB    |
|   | LE 1Mbps, adjacent $\geq  \pm 4 $ MHz PER=30.8%     | -   | 33     | -   | dB    |
|   | LE 1Mbps, Image channel PER=30.8%                   | -   | 25     | -   | dB    |
|   | LE 1Mbps, +1MHz adjacent to Image channel PER=30.8% | -   | 30     | -   | dB    |
|   | LE 1Mbps, -1MHz adjacent to Image channel PER=30.8% | -   | 29     | -   | dB    |
|   | LE 2Mbps, co-channel PER=30.8%                      | -   | -12    | -   | dB    |
|   | LE 2Mbps, adjacent +2 MHz PER=30.8%                 | -   | 1      | -   | dB    |
|   | LE 2Mbps, adjacent -2 MHz PER=30.8%                 | -   | -1     | -   | dB    |
|   | LE 2Mbps, adjacent +4 MHz PER=30.8%                 | -   | 13     | -   | dB    |
|   | LE 2Mbps, adjacent -4 MHz PER=30.8%                 | -   | 19     | -   | dB    |
|   | LE 2Mbps, adjacent $\geq  \pm 6 $ MHz PER=30.8%     | -   | 31     | -   | dB    |
|   | LE 2Mbps, Image channel PER=30.8%                   | -   | 13     | -   | dB    |
| LE 2Mbps, +2MHz adjacent to Image channel PER=30.8% | -   | 26  | -      | dB  |       |
| LE 2Mbps, -2MHz adjacent to Image channel PER=30.8% | -   | 1   | -      | dB  |       |

**Note:**

1. BLE, LR: Sensitivities for channels 19,39 are up to 2 dB lower performance.

**7.6.8 Bluetooth Receiver Characteristics on Low-Power (LP) RF Chain**

TA = 25°C, PA2G\_AVDD/VINBCKDC = 3.3 V. Remaining supplies are at typical operating conditions. Parameters are referred at IC pin (RF\_RX)

**Table 7.61. Bluetooth Receiver Characteristics on LP RF Chain**

| Parameter                                    | Condition/Notes                                     | Min | Typ    | Max | Units |
|--|---|-----|--------|-----|-------|
| Sensitivity, Dirty TX off <sup>(1),(2)</sup> | LE (1 Mbps), 37 bytes, PER=30.8%                    | -   | -96    | -   | dBm   |
|  | LE (1 Mbps), 255 bytes, PER=30.2%                   | -   | -94    | -   | dBm   |
|  | LE (2 Mbps), 37 bytes, PER=30.8%                    | -   | -93    | -   | dBm   |
|  | LE (2 Mbps), 255 bytes, PER=30.2%                   | -   | -91    | -   | dBm   |
|  | LR (500 Kbps), 37 bytes, PER=30.8%                  | -   | -102.5 | -   | dBm   |
|  | LR (500 Kbps), 255 bytes, PER=30.2%                 | -   | 101.5  | -   | dBm   |
|  | LR (125 Kbps), 37 bytes, PER=30.8%                  | -   | -107   | -   | dBm   |
|  | LR (125 Kbps), 255 bytes, PER=30.2%                 | -   | -106   | -   | dBm   |
| Maximum Input Level                          | LE 1Mbps, 2Mbps, 255 bytes, PER=30.2%               | -   | -4.5   | -   | dBm   |
|  | LR 500kps, 125kpbs, 255 bytes, PER=30.2%            | -   | 2.5    | -   | dBm   |
| C/I Performance                              | LE 1Mbps, co-channel PER=30.8%                      | -   | -12    | -   | dB    |
|  | LE 1Mbps, adjacent +1 MHz PER=30.8%                 | -   | -6     | -   | dB    |
|  | LE 1Mbps, adjacent -1 MHz PER=30.8%                 | -   | -4     | -   | dB    |
|  | LE 1Mbps, adjacent +2 MHz PER=30.8%                 | -   | 26     | -   | dB    |
|  | LE 1Mbps, adjacent -2 MHz PER=30.8%                 | -   | 28     | -   | dB    |
|  | LE 1Mbps, adjacent +3 MHz PER=30.8%                 | -   | 17     | -   | dB    |
|  | LE 1Mbps, adjacent -3 MHz PER=30.8%                 | -   | 31     | -   | dB    |
|  | LE 1Mbps, adjacent $\geq  \pm 4 $ MHz PER=30.8%     | -   | 33     | -   | dB    |
|  | LE 1Mbps, Image channel PER=30.8%                   | -   | 17     | -   | dB    |
|  | LE 1Mbps, +1MHz adjacent to Image channel PER=30.8% | -   | 24     | -   | dB    |
|  | LE 1Mbps, -1MHz adjacent to Image channel PER=30.8% | -   | 17     | -   | dB    |
|  | LE 2Mbps, co-channel PER=30.8%                      | -   | -10    | -   | dB    |
|  | LE 2Mbps, adjacent +2 MHz PER=30.8%                 | -   | -1     | -   | dB    |
|  | LE 2Mbps, adjacent -2 MHz PER=30.8%                 | -   | 1      | -   | dB    |
|  | LE 2Mbps, adjacent +4 MHz PER=30.8%                 | -   | 13     | -   | dB    |
|  | LE 2Mbps, adjacent -4 MHz PER=30.8%                 | -   | 19     | -   | dB    |
|  | LE 2Mbps, adjacent $\geq  \pm 6 $ MHz PER=30.8%     | -   | 33     | -   | dB    |
|  | LE 2Mbps, Image channel PER=30.8%                   | -   | 13     | -   | dB    |
|  | LE 2Mbps, +2MHz adjacent to Image channel PER=30.8% | -   | 24     | -   | dB    |
|  | LE 2Mbps, -2MHz adjacent to Image channel PER=30.8% | -   | -1     | -   | dB    |


**Note:**

1. BLE, LR: Sensitivities for channels 19, 39 are up to 2 dB lower performance.

## 7.7 Typical Current Consumption

1. The below mentioned current numbers will be updated further as SiWG917 validation continues

### 7.7.1 3.3 V



7.7.1.1 WLAN 2.4 GHz

| Parameter  | Description  | Min | Typ | Max | Units |
|--|--|-----|-----|-----|-------|
| 1 Mbps Listen  | LP Chain   | -   | 13  | -   | mA    |
| 1 Mbps RX Active   | LP Chain   | -   | 18  | -   | mA    |
| HT20 MCS0 RX   | HP Chain   | -   | 51  | -   | mA    |
| HT20 MCS7 RX   | HP Chain   | -   | 51  | -   | mA    |
| HE20 MCS0 RX   | HP chain   | -   | 51  | -   | mA    |
| HE20 MCS7 RX   | HP chain   | -   | 51  | -   | mA    |
| 1 Mbps TX  | HP chain   | -   | 260 | -   | mA    |
| HT20 MCS0 TX   | HP Chain   | -   | 230 | -   | mA    |
| HT20 MCS7 TX   | HP Chain   | -   | 180 | -   | mA    |
| HE20 MCS0 TX   | HP Chain   | -   | 212 | -   | mA    |
| HE20 MCS7 TX   | HP Chain   | -   | 173 | -   | mA    |
| Deep Sleep   | No RAM Retained  | -   | 2.5 | -   | µA    |
| Deep Sleep with RAM Retention  | 352K RAM Retained  | -   | 9   | -   | µA    |
| Standby Associated, DTIM = 10 Without TCP Keep alive                         | WLAN Keep Alive Every 30 secs with 352K RAM Retained   | -   | 55  | -   | µA    |
| Standby Associated, DTIM = 10 With TCP Keep alive                            | TCP Keep Alive Every 240 secsWLAN Keep Alive Every 30 secs   | -   | 65  | -   | µA    |
| 11ax TWT With Auto Config Feature Enabled, Without TCP Keep Alive            | 11ax TWT Rx Latency 2 secs with 8ms Wakeup Duration. WLAN Keep Alive Every 30 secs with 352K RAM Retained  | -   | 80  | -   | µA    |
|  | 11ax TWT Rx Latency 30 secs with 8ms Wakeup Duration. WLAN Keep Alive Every 30 secs with 352K RAM Retained | -   | 32  | -   | µA    |
|  | 11ax TWT Rx Latency 60 secs with 8ms Wakeup Duration. WLAN Keep Alive Every 60 secs with 352K RAM Retained | -   | 20  | -   | µA    |
| 11ax TWT With Auto Config Feature Enabled,With TCP Keep Alive Every 240 secs | 11ax TWT Rx Latency 2 secs with 8ms Wakeup Duration. WLAN Keep Alive Every 30 secs with 352K RAM Retained  | -   | 82  | -   | µA    |
|  | 11ax TWT Rx Latency 30 secs with 8ms Wakeup Duration. WLAN Keep Alive Every 30 secs with 352K RAM Retained | -   | 35  | -   | µA    |
|  | 11ax TWT Rx Latency 60 secs with 8ms Wakeup Duration. WLAN Keep Alive Every 60 secs with 352K RAM Retained | -   | 23  | -   | µA    |

### 7.7.1.2 Bluetooth LE

| Parameter                         | Description   | Min | Typ | Max | Units |
|-----------------------------------|---|-----|-----|-----|-------|
| <b>TX Active Current</b>          | LP chain, Tx Power = 0 dBm  | -   | 10  | -   | mA    |
|                                   | LP chain, Tx Power = max transmit power   | -   | 17  | -   | mA    |
| <b>RX Active Current</b>          | LP chain  | -   | 10  | -   | mA    |
| <b>Advertising, Unconnectable</b> | Advertising on all 3 channels with the Advertising payload 37 bytes @ AI = 1.28s , Tx power @0 dBm and LP chain | -   | 37  | -   | µA    |
| <b>Advertising, Connectable</b>   | Advertising on all 3 channels with the Advertising payload 37 bytes @ AI = 1.28s , Tx power @0 dBm and LP chain | -   | 41  | -   | µA    |
| <b>Connected</b>                  | Connection Interval @1.28s, No data and Tx power @ 0 dBm and LP chain   | -   | 36  | -   | µA    |
| <b>Connected</b>                  | Connection Interval @200msec, No data and Tx power @ 0 dBm and LP chain   | -   | 115 | -   | µA    |

### 7.7.1.3 MCU Power states Active and Sleep currents

| Power State | Mode                          | Min | Typ | Max | Units |
|-------------|-------------------------------|-----|-----|-----|-------|
| <b>PS4</b>  | Sleep with 64KB RAM Retention | -   | 5   | -   | µA    |
|             | Active                        | -   | 8.6 | -   | mA    |
| <b>PS3</b>  | Sleep with 64KB RAM Retention | -   | 5   | -   | µA    |
|             | Active                        | -   | 7   | -   | mA    |
| <b>PS2</b>  | Sleep with 64KB RAM Retention | -   | 5.7 | -   | uA    |
|             | Active                        | -   | 660 | -   | uA    |
| <b>PS1</b>  | Sleep with 64KB RAM Retention | -   | 15  | -   | uA    |
|             | Active                        | -   | 240 | -   | uA    |
| <b>PS0</b>  | Sleep with 64KB RAM Retention | -   | 4.5 | -   | uA    |
|             | Sleep without RAM Retention   | -   | 1.5 | -   | uA    |

**Note:** All power numbers are subject to change.


## 8. Reference Schematics, BOM and Layout Guidelines



### 8.1 SiWN917 QFN

#### 8.1.1 Schematics

The below diagram shows the typical schematic for SoC mode. Please refer to following documents for more information.

- Follow Crystal calibration Application note for calibrating the external 40MHz crystal.
  - Follow Gain offset calibration Application note for calibrating the power of RF front-end circuitry.
  - Follow RF Matching and Layout Design Guide Application note for RF design related aspects.
1. Customers should include provision for programming or updating the firmware at manufacturing.
  2. If using UART, we recommend bringing out the SPI lines to test points, so designers could use the faster interface for programming the firmware as needed.
  3. If using SPI as host interface, then firmware programming or update can be done through the host MCU, or if designer prefers to program standalone at manufacturing, then it is recommended to have test points on the SPI signals.








Figure 8.1. QFN SoC Schematics



## 8.1.2 BOM

**Table 8.1. SiWG917 Circuitry: Mandatory Components (Power Mangement + Crystal + SiWG917 IC)**

| S.No. | Quantity | Designator                                     | Value   | Manufacturer | Manufacturer PN    | Description   |
|-------|----------|--|---------|--------------|--------------------|---|
| 1     | 1        | C1   | 10µF    | Murata       | GRM188R61C106MAALD | CAP CER 0603 X5R 10uF 16V 20%   |
| 2     | 10       | C2, C5, C9, C10, C50, C51, C52, C53, C54, C102 | 100nF   | Murata       | GRT155R71H104KE01D | CAP CER 0402 X7R 0.1uF 50V 10%  |
| 3     | 10       | C3, C6, C7, C11, C12, C15, C16, C18, C22, C24  | 1µF     | Murata       | GRM033R61C105ME15D | CAP CER 0201 X5R 1uF 16V 20%  |
| 4     | 1        | C4   | 10µF    | CalChip      | GMC21X7R106K25NT   | CAP CER 0805 X7R 10uF 25V 10%   |
| 5     | 1        | C13  | 2.2µF   | Murata       | GRM033R61A225ME47D | CAP CER 0201 X5R 2.2uF 10V 20%  |
| 6     | 1        | C14  | 10nF    | Murata       | GRM033R61C103KA12D | CAP CER 0201 X5R 10nF 16V 10%   |
| 7     | 5        | C17, C19, C20, C21, C23                        | 100nF   | Murata       | GRM033R61C104KE14J | CAP CER 0201 X5R 100nF 16V 10%  |
| 8     | 1        | L1   | 1µH     | Murata       | DFE201210U-1R0M=P2 | IND Fixed 0805 1uH 2A 95mOhm 20%  |
| 9     | 4        | R3, R5, R6, R8                                 | 0       | Yageo        | RC0201FR-07200RL   | RES 0201 0R   |
| 10    | 1        | U1   | SiWG917 | Silicon Labs | SiWG917            | Choose the suitable OPN from List of OPNs from Ordering Information section in datasheet. |
| 11    | 1        | Y1   | 40MHz   | TXC          | 8Y40070013         | CRYSTAL 2.0X1.6mm 40MHz 8pF 8ppm  |

**Table 8.2. SiWG917: RF Front-End Options (One of these options has to be used mandatorily)**

| S. No.  | Quantity | Designator    | Value   | Manufacturer | Manufacturer PN      | Description                               |
|---|----------|---------------|---------|--------------|----------------------|---|
| <b>Option 1: RF Matching +External RF Switch + Band Pass Filter</b> |          |               |         |              |                      |   |
| 12  | 1        | ANT1          | 2.4GHz  | Johanson     | 2450AT18D0100001     | ANT SMD 3.2X1.6X1.2MM 2.4GHz              |
| 13  | 1        | BP1           | 2.45GHz | Maglayers    | LTB-1005-2G4H6-A4-PS | FILTER BAND PASS 0402-4Pin 2.45GHz 100MHz |
| 14  | 3        | C29, C35, C37 | 8.2pF   | Murata       | GJM0335C1E8R2BB01    | CAP CER 0201 C0G 8.2pF 25V ±0.1pF         |
| 15  | 1        | C30           | 0.7pF   | Murata       | GJM0335C1HR70WB01    | CAP CER 0201 C0G 0.7pF 50V ±0.05pF        |

| S. No.   | Quantity | Designator | Value   | Manufacturer | Manufacturer PN    | Description                               |
|--|----------|------------|---------|--------------|--------------------|---|
| 16   | 2        | C33, C34   | 18pF    | Murata       | GRM0335C1H180GA01  | CAP CER 0201 C0G 18pF 50V 2%              |
| 17   | 1        | C36        | 1.3pF   | Murata       | GRM0335C1E1R3WA01D | CAP CER 0201 C0G 1.3pF 25V ±0.05pF        |
| 18   | 1        | L2         | 3.3nH   | Murata       | LQP03TQ3N3B02      | IND Fixed 0201 3.3nH 450mA 240mOhm ±0.1nH |
| 19   | 1        | L3         | 3.4nH   | Murata       | LQP03TQ3N4C02      | IND Fixed 0201 3.4nH 450mA 250mOhm ±0.2nH |
| 20   | 1        | L4         | 6.2nH   | Murata       | LQP03HQ6N2H02      | IND Fixed 0201 6.2nH 400mA 250mOhm 3%     |
| 21   | 1        | SW2        | HWS520  | Hexawave     | HWS520             | IC RF SWITCH SP3T 6GHz USON8L             |
| <b>Option 2: Internal RF Switch + Matching+BPF</b> |          |            |         |              |                    |   |
| 22   | 1        | ANT2       | 2.4GHz  | Johanson     | 2450AT18D0100001   | ANT SMD 3.2X1.6X1.2MM 2.4GHz              |
| 23   | 2        | C41, C42   | 18pF    | Murata       | GRM0335C1H180GA01  | CAP CER 0201 C0G 18pF 50V 2%              |
| 24   | 1        | C40        | 0.5pF   | Murata       | GRM0335C1HR50WA01  | CAP CER 0201 C0G 0.5pF 50V ±0.05pF        |
| 25   | 1        | C44        | 0.6pF   | Murata       | GJM0335C1ER60WB01  | CAP CER 0201 C0G 0.60pF 25V ±0.05pF       |
| 26   | 1        | FL1        | 2.45GHz | TDK          | DEA162450BT-1288A2 | FILTER BAND PASS 1608 2400MHz 2500MHz     |
| 27   | 1        | L5         | 2nH     | Murata       | LQP03TN2N0B02D     | IND Fixed 0201 2nH 600mA 150mOhm ±0.1nH   |
| 28   | 1        | L7         | 2.1nH   | Murata       | LQP03TN2N1B02      | IND Fixed 0201 2.1nH 600mA 150mOhm ±0.1nH |

**Table 8.3. SiWG917: External 32KHz Clock Options (these are optional and need not be used for every use-case)**

| S. No.  | Quantity | Designator | Value     | Manufacturer  | Manufacturer PN                    | Description                              |
|---|----------|------------|-----------|---------------|------------------------------------|--|
| <b>Option 1a: 32KHz Crystal (Qualified)</b>           |          |            |           |               |                                    |  |
| 29  | 1        | Y2         | 32.768kHz | Epson         | MC-146 32.768KA-AC3:ROHS           | CRYSTAL 7.0x1.5mm<br>32.768kHz 9pF 20ppm |
| 30  | 2        | C31, C32   | 20pF      | Murata        | GRM0335C1H200GA01                  | CAP CER 0201 C0G 20pF 50V<br>2%          |
| <b>Option 1b: 32KHz Crystal (Under Qualification)</b> |          |            |           |               |                                    |  |
| 31  | 2        | C27, C28   | 9pF       | Murata        | GJM0335C1E9R0WB01                  | CAP CER 0201 C0G 9pF 25V<br>±0.05pF      |
| 32  | 1        | Y3         | 32.768kHz | Micro Crystal | CM8V-T1A-32.768KHZ-7PF-20PPM-TA-QC | CRYSTAL 2.0x1.2mm<br>32.768kHz 7pF 20ppm |
| <b>Option 2: 32KHz Oscillator</b>                     |          |            |           |               |                                    |  |
| 33  | 1        | C39        | 100nF     | Murata        | GRM033R61C104KE14J                 | CAP CER 0201 X5R 100nF<br>16V 10%        |
| 34  | 1        | R10        | 33R       | Yageo         | RC0201FR-0733RL                    | RES 0201 33R 1/20W 1%<br>200ppm          |
| 35  | 1        | U3         | 32.768kHz | SiTIME        | SiT1532AI-J4-DCC-32.768            | CRYSTAL CSPBGA<br>32.768kHz 10pF 100ppm  |

**Table 8.4. SiWG917: External Flash & PSRAM Options (these are optional and need not be used for every use-case)**

| S. No. | Quantity | Designator              | Value           | Manufacturer | Manufacturer PN    | Description                    |
|--------|----------|-------------------------|-----------------|--------------|--------------------|--------------------------------|
| 36     | 5        | C45, C46, C47, C48, C49 | 100nF           | Murata       | GRM033R61C104KE14J | CAP CER 0201 X5R 100nF 16V 10% |
| 37     | 5        | R11, R12, R13, R14, R15 | 100k            | Yageo        | RC0201FR-07100KL   | RES 0201 100K 1/20W 1% 200ppm  |
| 38     | 2        | U4, U7                  | APS6404L-SQH-ZR | AP Memory    | APS6404L-SQH-ZR    | IC PSRAM 64Mbit QSPI USON8     |
| 39     | 3        | U5, U6, U8              | MX25R6435F      | Macronix     | MX25R6435FM2IL0    | IC FLASH 64MBIT SPI/QUAD 8SOP  |

**Table 8.5. SiWG917: Discrettes Parts (these are optional: RC circuits with Buttons for RESET\_N & POC\_IN pins; pull-down for ISP). These need not be used for every use-case)**

| S. No. | Quantity | Designator | Value                   | Manufacturer | Manufacturer PN         | Description                      |
|--------|----------|------------|-------------------------|--------------|-------------------------|----------------------------------|
| 40     | 2        | BTN1,BTN 2 | PTS810 SJM 250 SMTR LFS | C&K          | PTS810 SJM 250 SMTR LFS | Tactile Switch SPST-NO 0.05A 16V |
| 41     | 1        | R1         | 100k                    | Yageo        | RC0201FR-07100KL        | RES 0201 100K 1/20W 1% 200ppm    |
| 42     | 1        | C25        | 10nF                    | Murata       | GRM033R61C103KA12D      | CAP CER 0201 X5R 10nF 16V 10%    |
| 43     | 1        | R2         | 10k                     | Yageo        | RC0201FR-0710KL         | RES 0201 10K 1/20W 1% 200ppm     |
| 44     | 1        | R7         | 100R                    | Yageo        | RC0201FR-07100RL        | RES 0201 100R 1/20W 1% 200ppm    |
| 44     | 1        | C55        | 1nF                     | Murata       | GRM033R71C102KA01D      | CAP CER 0201 X7R 1nF 16V 10%     |

## 8.2 Layout Guidelines for QFN

The following guidelines outline the integration of the QFN :

- The following Supply Pins needs to be Star routed from the Supply Source. For specific routing of some of the power supply pins, check the Notes mentioned in Reference Schematics.
  - VINBCKDC
  - VINLDO1P8
  - IO\_VDD\_1, IO\_VDD\_2, IO\_VDD\_3
  - ULP\_IO\_VDD
  - UULP\_VBATT\_1
  - UULP\_VBATT\_2
  - RF\_VBATT
  - PA2G\_AVDD
- The RF\_PORT signal may be directly connected to an on-board chip antenna or terminated in an RF connector of any form factor for enabling the use of external antennas.
- There need to be DC blocking capacitors (8.2pF) on RF\_PORT if connected to Antenna
- All the RF traces should have a characteristic impedance of 50 Ohms. Any standard 50 Ohms RF trace (Microstrip or Coplanar wave guide) may be used. The width of the 50 Ohms line depends on the PCB stack, e.g., the dielectric of the PCB, thickness of the copper, thickness of the dielectric and other factors. Consult the PCB fabrication unit to get these factors right.
- To evaluate transmit and receive performance like Tx Power and EVM, Rx sensitivity and the like, an RF connector would be required. A suggestion is to place a 'microwave coaxial connector with switch' between RF\_OUT and the antenna.
- The layout guidelines for BUCK are follows:

Minimize the loop area formed by inductor switching node, output capacitors & input capacitors. This helps keep high current paths as short as possible. Keeping high current paths shorter and wider would help decrease trace inductance & resistance. This would significantly help increase the efficiency in high current applications. This reduced loop area would also help in reducing the radiated EMI that may affect nearby components.

- VINBCKDC Capacitor should be very close to the Module Pin & the Ground Pad of the capacitor should have direct vias to the Ground Plane underneath.
- Buck Inductor should be close to Module VOUTBCKDC pin and buck capacitor should be placed closed to the Inductor, the Ground Pad of the capacitor should have direct vias to the Ground Plane underneath.
- The Ground Plane underneath the Buck Inductor in the Top Layer should be made as an isolated copper patch and should descend down to the Second Layer (Main Ground) through multiple Vias.
- The path from VOUTBCKDC to VINLDOSOC is a high current path. The Trace should be as short & wide as possible and is recommended to run a Grounded Shield Traces on either side of this High Current Trace
- The Capacitor on VINLDOSOC should be very close to the Module Pin & the Ground Pad of the capacitor should have direct vias to the Ground Plane underneath.




Figure 8.2. BUCK Layout Guidelines

- Each GND pin must have a separate GND via.

8. All decoupling capacitors placement must be as much close as possible to the corresponding power pins, and the trace lengths as short as possible.
9. Ensure all power supply traces widths are sufficient enough to carry corresponding currents.
10. Add GND copper pour underneath IC/Module in all layers, for better thermal dissipation.
11. Provision an RF shield around the IC and RF circuitry, excluding antenna portion.
12. Refer to RF Matching and Layout Design Guide Application Note for more details about following RF related design aspects
13. Add 5 x 5 thermal vias (25 total) of at least 10-mils drill size equally placed on the "GND paddle" for better thermal dissipation.

### 8.3 Calibration Requirements

The IC design circuit, as shown in Section [8.1.1 Schematics](#), involves discrete components in the RF path and 50-ohm PCB traces. There can be variations in manufacturing tolerances from these discrete components and part-to-part IC variation leading to board-to-board performance variation in power level.

Accurate control over TX power is required for regulatory purposes. It is recommended that one performs Tx Gain offset calibration on the end-product to compensate for these board-to-board power variations. This requires provision for conducted power measurement on end-product. If the customer does not have the capability for conducted power measurement and this calibration, then fixed Tx power back off may be required to ensure regulatory compliance.

Refer to application notes that describe the procedure for IC customers to implement at end-product manufacturing flow. These documents explain the procedure for the following:

- Calibration of carrier frequency offset
- Calibration for Tx gain offset on end-product

## 9. Package Specifications

### 9.1 Package Outline

Table 9.1. Package Dimensions - QFN

| Parameter          | Value (LxWxH) | Units |
|--------------------|---------------|-------|
| Package Dimensions | 7 x 7 x 0.85  | mm    |
| Tolerance          | ±0.1          | mm    |




Figure 9.1. Package Outline - QFN



**Table 9.2. PCB Landing Pattern - QFN**

| Dimension | MIN      | NOM  | MAX  |
|-----------|----------|------|------|
| A         | 0.75     | 0.85 | 0.95 |
| A1        | 0.00     | 0.02 | 0.05 |
| A2        | 0.65     | 0.70 | 0.75 |
| b         | 0.15     | 0.20 | 0.25 |
| D         | 6.90     | 7.00 | 7.10 |
| E         | 6.90     | 7.00 | 7.10 |
| D2        | 4.40     | 4.50 | 4.60 |
| E2        | 4.40     | 4.50 | 4.60 |
| eT        | 0.50 BSC |      |      |
| eR        | 0.50 BSC |      |      |
| L         | 0.30     | 0.35 | 0.40 |
| aaa       | 0.10     |      |      |
| bbb       | 0.10     |      |      |
| ccc       | 0.20     |      |      |
| ddd       | 0.05     |      |      |
| eee       | 0.08     |      |      |
| fff       | 0.10     |      |      |

**Note:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Solid State Outline MO-220.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9.2 PCB Land Pattern




Figure 9.2. PCB Landing Pattern - QFN

Table 9.3. Dimension Table

| Dimension | mm      |
|-----------|---------|
| C1        | 5.55    |
| C2        | 5.55    |
| C3        | 6.55    |
| C4        | 6.55    |
| E         | 0.5 BSC |
| X1        | 0.4     |
| X2        | 4.60    |
| Y1        | 0.25    |
| Y2        | 4.60    |

| Dimension   | mm |
|---|----|
| <p><b>Note:</b></p> <p><b>General</b></p> <ol style="list-style-type: none"><li>1. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05mm is assumed.</li><li>2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.</li></ol> <p><b>Solder Mask Design</b></p> <ol style="list-style-type: none"><li>1. All pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 0.1mm minimum, all the way around the pad.</li></ol> <p><b>Stencil Design</b></p> <ol style="list-style-type: none"><li>1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.</li><li>2. The stencil thickness should be 0.100mm (4 mils).</li><li>3. The stencil aperture to land pad size recommendation is 80% paste coverage.</li></ol> <p>*Above notes and stencil design are shared as recommendations only. A customer or user may find it necessary to use different parameters and fine tune their SMT process as required for their application and tooling.</p> |    |

### 9.3 Top Marking




Figure 9.3. Top Marking

#### Mark Description

The package marking consists of:

- P P P P P P P P P P - Part number designation in both the rows
- Y Y W W T T T T T T
  - Y Y – Last two digits of the assembly year
  - W W – Two-digit workweek when the device was assembled
  - T T T T T T – A trace or manufacturing code. The first letter is the device revision.

## 10. SiWG917 Documentation and Support

Silicon Labs offers a set of documents which provide further information required for evaluating, and developing products and applications using SiWG917. These documents will be available on the Silicon Labs website. The documents include information related to Software releases, Evaluation Kits, User Guides, Programming Reference Manuals, Application Notes, and others.

For further assistance, you can contact Silicon Labs Technical Support [here](#).

### Resource Location

SiWG917 Document Library: <https://docs.silabs.com/wisecconnect/3.1.0/wisecconnect-developing-with-wisecconnect-sdk/>

Technical Support: <http://www.silabs.com/support/>

## 11. Revision History

### Revision 0.51

December, 2023

Updated [Table 6.3 Chip Packages - Peripheral Interfaces](#) on page 64

Updated [Table 7.7 DCDC Switching Converter Electrical Specifications](#) on page 105

Updated [Table 7.8 SoC LDO Electrical Specifications](#) on page 105

Updated Section [7.7.1.1 WLAN 2.4 GHz](#)

### Revision 0.5

November, 2023

Updated RF specs based on validation data

Update Power consumption tables and numbers

Updated Notes in RF performance section based on the validation data.

Updated Reference schematics section

### Revision 0.45

November, 2023

Updated for IP status

### Revision 0.4

September, 2023

Updated cover page

Updated Feature List

Updated Ordering Information

Updated Applications

Updated Electrical Specifications

Updated Boot Process and Bootloader

Updated Schematics

Updated PCB Landpattern

### Revision 0.31

May 2023

Updated Schematics

Updated "Recommended Operating Conditions" and "Pin description" for PA2G\_AVDD

### Revision 0.3

October, 2022

Updated Feature List

Updated Ordering options

Revised Reference Schematics, Additional details on Flash & PSRAM options, and performance tables

**Revision 0.2**

September, 2022

Updated front page (Key Features)

Updated operating temperature

Updated feature list

Updated

Replaced "CCP" with "SoC"

Updated system block diagram

Added Section

**Revision 0.1**

December, 2021

Initial draft.

# Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!



**IoT Portfolio**  
[www.silabs.com/IoT](http://www.silabs.com/IoT)



**SW/HW**  
[www.silabs.com/simplicity](http://www.silabs.com/simplicity)



**Quality**  
[www.silabs.com/quality](http://www.silabs.com/quality)



**Support & Community**  
[www.silabs.com/community](http://www.silabs.com/community)

## Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications.

**Note: This content may contain offensive terminology that is now obsolete. Silicon Labs is replacing these terms with inclusive language wherever possible. For more information, visit [www.silabs.com/about-us/inclusive-lexicon-project](http://www.silabs.com/about-us/inclusive-lexicon-project)**

## Trademark Information

Silicon Laboratories Inc.<sup>®</sup>, Silicon Laboratories<sup>®</sup>, Silicon Labs<sup>®</sup>, SiLabs<sup>®</sup> and the Silicon Labs logo<sup>®</sup>, Bluegiga<sup>®</sup>, Bluegiga Logo<sup>®</sup>, EFM<sup>®</sup>, EFM32<sup>®</sup>, EFR, Ember<sup>®</sup>, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Redpine Signals<sup>®</sup>, WiSeConnect, n-Link, ThreadArch<sup>®</sup>, EZLink<sup>®</sup>, EZRadio<sup>®</sup>, EZRadioPRO<sup>®</sup>, Gecko<sup>®</sup>, Gecko OS, Gecko OS Studio, Precision32<sup>®</sup>, Simplicity Studio<sup>®</sup>, Telegesis, the Telegesis Logo<sup>®</sup>, USBXpress<sup>®</sup>, Zentri, the Zentri logo and Zentri DMS, Z-Wave<sup>®</sup>, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc.  
400 West Cesar Chavez  
Austin, TX 78701  
USA

[www.silabs.com](http://www.silabs.com)