Signetics

PLS153A Field-Programmable Logic Array (18 \times 42 \times 10)

Signetics Programmable Logic Product Specification

Application Specific Products ● Series 20

DESCRIPTION

The PLS153A is a two-level logic elements, consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction.

All AND gates are linked to 8 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 18 inputs to 10 outputs.

On chip T/C buffers couple either True (I, B) or Complement (Ī, B) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.

The PLS153A is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Order codes are contained on the pages following.


FEATURES

- Field-Programmable (Ni-Cr links)
- 8 inputs
- 42 AND gates
- 10 OR gates
- 10 bidirectional I/O lines
- · Active-High or -Low outputs
- 42 product terms:
 - 32 logic terms
- 10 control terms
- I/O propagation delay: 30ns (max.)
- Input loading: -100μA (max.)
- Power dissipation: 650mW (typ.)
- Tri-state outputs
- TTL compatible


APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM



LOGIC FUNCTION

TYPICAL PRODUCT TERM:

Pn = A · B · C · D · . . .

TYPICAL LOGIC FUNCTION:

AT OUTPUT POLARITY = H

Z = P0 + P1 + P2 · . .

AT OUTPUT POLARITY = L

Z = P0 · P1 + P2 + . . .

Z = F0 · F1 · F2 · . .

NOTES:


1. For each of the 10 outputs, either function Z

(Active-High) or Z (Active-Low) is available, but not both. The desired output polarity is programmed via the EX-OR gates.

2. Z · A · B · C · etc. are user defined connections to fixed inputs (f)) and bidirectional pins (B).

PLS153A

FPLA LOGIC DIAGRAM



PLS153A

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
20-pin Plastic DIP 300mil-wide	PLS153AN
20-pin Plastic Leaded Chip Carrier	PLS153AA

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	DADAMETED	RA ⁻	RATING		
	PARAMETER	Min	Max	UNIT	
V _{CC}	Supply voltage		+7	V _{DC}	
VIN	Input voltage		+ 5.5	V _{DC}	
V _{OUT}	Output voltage		+ 5.5	V _{DC}	
l _{IN}	Input currents	-30	+ 30	mA	
lout	Output currents		+ 100	mA	
T _A	Temperature range Operating Storage	0 -65	+75 +150	°C	

THERMAL RATINGS

TEMPERATURE					
Maximum junction	150°C				
Maximum ambient	75°C				
Allowable thermal rise ambient to junction	75°C				

DC ELECTRICAL CHARACTERISTICS $0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C,~4.75V \leqslant V_{CC} \leqslant 5.25V$

	PARAMETER		LIMITS			
SYMBOL		TEST CONDITIONS	Min	Typ ²	Max	UNIT
Input voltaç	je ³			•	'	
V _{IL}	Low	V _{CC} = Min			0.8	V
V _{IH}	High	$V_{CC} = Max$	2.0		i	٧
V _{IC}	Clamp ^{3,4}	$V_{CC} = Min, I_{IN} = -12mA$		-0.8	-1.2	
Output volt	age		•			
		V _{CC} = Min				
VOL	Low ^{3,5}	$I_{OL} = 15mA$			0.5	V
VOH	High ^{3,6}	$I_{OH} = -2mA$	2.4			
Input curre	nt ¹¹		'	1		
		V _{CC} = Max				
կլ	Low	$V_{IN} = 0.45V$			100	μΑ
l _{iH}	High	$V_{IN} = 5.5V$			40	
Output curr	ent					
		V _{CC} = Max				
IO(OFF)	Hi-Z state ¹⁰	V _{OUT} ≠ 5.5V		ŀ	80	μΑ
		$V_{OUT} = 0.45V$			-140	
los	Short circuit ^{4,6,7}	$V_{OUT} = 0V$	-15		-70	mA
Icc	V _{CC} supply current ⁸	V _{CC} = Max		130	155	mA
Capacitance)	·				
		V _{CC} = 5V				
CIN	Input	$V_{1N} = 2.0V$	1	8		рF
CB	1/0	$V_{B} = 2.0V$		15		

Notes on following page.

PLS153A


AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1 k\Omega$, $0^{\circ}C \leqslant T_A \leqslant +75^{\circ}C$, $4.75V \leqslant V_{CC} \leqslant 5.25V$

SYMBOL	PARAMETER	то	FROM	TEST CONDITIONS	LIMITS			
					Min	Typ ²	Max	UNIT
t _{PD}	Propagation delay	Output±	Input±	C _L = 30pF		20	30	ns
toE	Output enable	Output±	Input±	C _L = 30pF		20	30	ns
top	Output disable9	Output±	Input±	C _L = 5pF		20	30	ns


NOTES:

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = +25$ °C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with +10V applied to I7.
- 6. Measured with +10V applied to I_{0-7} . Output sink current is supplied through a resistor to V_{CC} .
- 7. Duration of short circuit should not exceed 1 second.
- 8. I_{CC} is measured with $I_{0,-1}$ at OV and I_{2-7} and B_{0-9} at 4.5V.
- 9. Measured at $V_T = V_{OL} + 0.5V$.
- 10. Leakage values are a combination of input and output leakage.
- 11. I_{IH} and I_{IL} limits are for dedicated inputs only (I₀-I₉).

TEST LOAD CIRCUIT



TIMING DIAGRAM




TIMING DEFINITIONS

t_{PD} Propagation delay between input and output.

t_{OD} Defay between input change and when output is off (Hi-Z or High).

toe Delay between input change and when output reflects specified output level.

VOLTAGE WAVEFORM



PLS153A


LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this Table the logic state of variables I, P, and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding links, defined as follows:


OUTPUT POLARITY - (B)



"AND" ARRAY - (I, B)



OR ARRAY - (B)



NOTES:

- 1. This is the initial unprogrammed state of all links.
- Any gate P_n will be unconditionally inhibited if both the true and complement of an input (either I or B) are left intact.

VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

- 1. All outputs at "H" polarity.
- 2. All Pn terms are disabled.
- 3. All Pn terms are active on all outputs.

CAUTION: PLS153A TEST COLUMNS

The PLS153A incorporates two columns not shown in the logic block diagram. These columns are used for in-house testing of the device in the unprogrammed state. These columns must be disabled prior to using the PLS153A in your application. If you are using a Signetics-approved programmer the disabling is accomplished during the device programming sequence. If these columns are not disabled, abnormal operation is possible.

Furthermore, because of these test columns, the PLS153A cannot be programmed using the programmer algorithm for the PLS153.

PLS153A

FPLA PROGRAM TABLE

