

# PLS153A

## Field-Programmable Logic Array (18 × 42 × 10)

Signetics Programmable Logic  
Product Specification

### Application Specific Products

- Series 20

### DESCRIPTION

The PLS153A is a two-level logic element, consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction.

All AND gates are linked to 8 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 18 inputs to 10 outputs.

On chip T/C buffers couple either True (I, B) or Complement (I, B) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.

The PLS153A is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Order codes are contained on the pages following.


### FEATURES

- Field-Programmable (Ni-Cr links)
- 8 inputs
- 42 AND gates
- 10 OR gates
- 10 bidirectional I/O lines
- Active-High or -Low outputs
- 42 product terms:
  - 32 logic terms
  - 10 control terms
- I/O propagation delay: 30ns (max.)
- Input loading: -100µA (max.)
- Power dissipation: 650mW (typ.)
- Tri-state outputs
- TTL compatible


### APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

### FUNCTIONAL DIAGRAM



### PIN CONFIGURATIONS



### LOGIC FUNCTION

**TYPICAL PRODUCT TERM:**  
 $P_n = A \cdot B \cdot C \cdot D \cdot \dots$

**TYPICAL LOGIC FUNCTION:**  
**AT OUTPUT POLARITY = H**  
 $Z = P_0 + P_1 + P_2 \dots$

**AT OUTPUT POLARITY = L**  
 $Z = \overline{P_0} \cdot \overline{P_1} \cdot \overline{P_2} \dots$


#### NOTES:

1. For each of the 10 outputs, either function Z (Active-High) or  $\overline{Z}$  (Active-Low) is available, but not both. The desired output polarity is programmed via the EX-OR gates.
2. Z, A, B, C, etc. are user defined connections to fixed inputs (I) and bidirectional pins (B).

# Field-Programmable Logic Array (18 × 42 × 10)

PLS153A

## FPLA LOGIC DIAGRAM



## Field-Programmable Logic Array (18 × 42 × 10)

PLS153A

## ORDERING INFORMATION

DESCRIPTION	ORDER CODE
20-pin Plastic DIP 300mil-wide	PLS153AN
20-pin Plastic Leaded Chip Carrier	PLS153AA

## THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

SYMBOL	PARAMETER	RATING		UNIT
		Min	Max	
V <sub>CC</sub>	Supply voltage		+7	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage		+5.5	V <sub>DC</sub>
V <sub>OUT</sub>	Output voltage		+5.5	V <sub>DC</sub>
I <sub>IN</sub>	Input currents	-30	+30	mA
I <sub>OUT</sub>	Output currents		+100	mA
T <sub>A</sub> T <sub>STG</sub>	Temperature range Operating Storage	0 -65	+75 +150	°C

DC ELECTRICAL CHARACTERISTICS 0°C ≤ T<sub>A</sub> ≤ 75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ <sup>2</sup>	Max	
<b>Input voltage<sup>3</sup></b>						
V <sub>IL</sub> V <sub>IH</sub> V <sub>IC</sub>	Low High Clamp <sup>3,4</sup>	V <sub>CC</sub> = Min V <sub>CC</sub> = Max V <sub>CC</sub> = Min, I <sub>IN</sub> = -12mA	2.0	-0.8	0.8 -1.2	V
<b>Output voltage</b>						
V <sub>OL</sub> V <sub>OH</sub>	Low <sup>3,5</sup> High <sup>3,6</sup>	V <sub>CC</sub> = Min I <sub>OL</sub> = 15mA I <sub>OH</sub> = -2mA	2.4		0.5	V
<b>Input current<sup>11</sup></b>						
I <sub>IL</sub> I <sub>IH</sub>	Low High	V <sub>CC</sub> = Max V <sub>IN</sub> = 0.45V V <sub>IN</sub> = 5.5V			-100 40	μA
<b>Output current</b>						
I <sub>O(OFF)</sub> I <sub>OS</sub>	Hi-Z state <sup>10</sup> Short circuit <sup>4,6,7</sup>	V <sub>CC</sub> = Max V <sub>OUT</sub> = 5.5V V <sub>OUT</sub> = 0.45V V <sub>OUT</sub> = 0V	-15		80 -140 -70	μA mA
I <sub>CC</sub>	V <sub>CC</sub> supply current <sup>8</sup>	V <sub>CC</sub> = Max		130	155	mA
<b>Capacitance</b>						
C <sub>IN</sub> C <sub>B</sub>	Input I/O	V <sub>CC</sub> = 5V V <sub>IN</sub> = 2.0V V <sub>B</sub> = 2.0V		8 15		pF

Notes on following page.

4

# Field-Programmable Logic Array (18 × 42 × 10)

PLS153A


## AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$ , $R_2 = 1k\Omega$ , $0^\circ C \leq T_A \leq +75^\circ C$ , $4.75V \leq V_{CC} \leq 5.25V$

SYMBOL	PARAMETER	TO	FROM	TEST CONDITIONS	LIMITS			UNIT
					Min	Typ <sup>2</sup>	Max	
$t_{PD}$	Propagation delay	Output±	Input±	$C_L = 30pF$		20	30	ns
$t_{OE}$	Output enable	Output±	Input±	$C_L = 30pF$		20	30	ns
$t_{OD}$	Output disable <sup>9</sup>	Output±	Input±	$C_L = 5pF$		20	30	ns


**NOTES:**

- Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.
- All typical values are at  $V_{CC} = 5V$ ,  $T_A = +25^\circ C$ .
- All voltage values are with respect to network ground terminal.
- Test one at a time.
- Measured with +10V applied to  $I_7$ .
- Measured with +10V applied to  $I_{0-7}$ . Output sink current is supplied through a resistor to  $V_{CC}$ .
- Duration of short circuit should not exceed 1 second.
- $I_{CC}$  is measured with  $I_{0,1}$  at 0V and  $I_{2-7}$  and  $B_{0-9}$  at 4.5V.
- Measured at  $V_T = V_{OL} + 0.5V$ .
- Leakage values are a combination of input and output leakage.
- $I_{IH}$  and  $I_{IL}$  limits are for dedicated inputs only ( $I_{0-9}$ ).

### TEST LOAD CIRCUIT




### TIMING DIAGRAM



### TIMING DEFINITIONS

- $t_{PD}$  Propagation delay between input and output.
- $t_{OD}$  Delay between input change and when output is off (Hi-Z or High).
- $t_{OE}$  Delay between input change and when output reflects specified output level.

### VOLTAGE WAVEFORM



# Field-Programmable Logic Array (18 × 42 × 10)

PLS153A


## LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this Table the logic state of variables I, P, and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding links, defined as follows:


## OUTPUT POLARITY - (B)



## "AND" ARRAY - (I, B)



## OR ARRAY - (B)



### NOTES:

- This is the initial unprogrammed state of all links.
- Any gate P<sub>n</sub> will be unconditionally inhibited if both the true and complement of an input (either I or B) are left intact.

## VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

- All outputs at "H" polarity.
- All P<sub>n</sub> terms are disabled.
- All P<sub>n</sub> terms are active on all outputs.

## CAUTION: PLS153A TEST COLUMNS

The PLS153A incorporates two columns not shown in the logic block diagram. These columns are used for in-house testing of the device in the unprogrammed state. These columns must be disabled prior to using the PLS153A in your application. If you are using a Signetics-approved programmer the disabling is accomplished during the device programming sequence. If these columns are not disabled, abnormal operation is possible.

Furthermore, because of these test columns, the PLS153A cannot be programmed using the programmer algorithm for the PLS153.

4

