

## 82LS135 2K-Bit TTL Bipolar PROM

### Product Specification

#### Bipolar Memory Products

#### DESCRIPTION

The 82LS135 is field-programmable, which means that custom patterns are immediately available by following the Signetics Generic I fusing procedure. The standard devices are supplied with all outputs at logical Low. Outputs are programmed to a logic High level at any specified address by fusing the Ni-Cr link matrix.

The 82LS135 includes on-chip decoding and two chip enable inputs for ease of memory expansion, and features Three-state outputs for optimization of word expansion in bused organizations.

Ordering information can be found on the following page.


#### FEATURES

- Address access time: 100ns max.
- Power dissipation: 200 $\mu$ W/bit typ
- Input loading: -100 $\mu$ A max
- Two chip enable inputs
- On chip address decoding
- No separate fusing pins
- Fully TTL compatible
- Unprogrammed outputs are at Low level
- Outputs: Three-state


#### APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

#### PIN CONFIGURATION



#### BLOCK DIAGRAM



## 2K-Bit TTL Bipolar PROM (256 x 8)

82LS135

## ORDERING CODE

DESCRIPTION	ORDER CODE
Plastic Dual Inline 300mil wide 20-pin	N82LS135 N
Plastic Small Outline 300mil wide 20-pin	N82LS135 D

## ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
$V_{CC}$ Supply voltage	+ 7	$V_{dc}$
$V_{IN}$ Input voltage	+ 5.5	$V_{dc}$
$V_O$ Output voltage Off-state	+ 5.5	$V_{dc}$
$T_A$ Temperature range Operating $T_{STG}$ Storage	0 to +75 -65 to +150	°C

DC ELECTRICAL CHARACTERISTICS  $0^\circ\text{C} \leq T_A \leq +75^\circ\text{C}$ ,  $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$ 

PARAMETER	TEST CONDITIONS <sup>1,2</sup>	LIMITS			UNIT
		Min	Typ <sup>5</sup>	Max	
<b>Input voltage</b> $V_{IL}$ Low $V_{IH}$ High $V_{IC}$ Clamp	$I_{IN} = -12\text{mA}$	2.0		.80 -1.2	V
<b>Output voltage</b> $V_{OL}$ Low $V_{OH}$ High	$I_{OUT} = 16\text{mA}$ $I_{OUT} = -2\text{mA}$ , High stored	2.4		.50	V
<b>Input current</b> $I_{IL}$ Low $I_{IH}$ High	$V_{IN} = 0.45\text{V}$ $V_{IH} = 5.5\text{V}$			100 40	$\mu\text{A}$
<b>Output current</b> $I_{OZ}$ Hi-Z State $I_{OS}$ Short circuit <sup>3</sup>	$\overline{CE}_1, \overline{CE}_2 = \text{High}, V_{OUT} = 0.5\text{V}$ $\overline{CE}_1, \overline{CE}_2 = \text{High}, V_{OUT} = 5.5\text{V}$ $\overline{CE}_1, \overline{CE}_2 = \text{Low}, V_{OUT} = 0\text{V}$ , One stored	-15		-40 40 -75	$\mu\text{A}$ ma
<b>Supply current</b> $I_{CC}$	$V_{CC} = 5.25\text{V}$		80	100	mA
<b>Capacitance</b> $C_{IN}$ Input $C_{OUT}$ Output	$V_{CC} = 5.0\text{V}$ $\overline{CE} = \text{High}$ $V_{IN} = 2.0\text{V}$ $V_{OUT} = 2.0\text{V}$		5 8		pF

2K-Bit TTL Bipolar PROM (256 x 8)

82LS135


AC ELECTRICAL CHARACTERISTICS  $R_1 = 270\Omega$ ,  $R_2 = 600\Omega$ ,  $C_L = 30\text{pF}$ ,  $0^\circ\text{C} \leq T_A \leq +75^\circ\text{C}$ ,  $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

PARAMETER	TO	FROM	LIMITS			UNIT
			Min	Typ <sub>5</sub>	Max	
Access time <sup>4</sup> $T_{AA}$ $T_{CE}$	Output Output	Address Chip enable		70 30	100 50	ns
Disable time <sup>6</sup> $T_{CD}$	Output	Chip disable		30	60	ns

NOTES:

- 1. Positive current is defined as into the terminal referenced.
- 2. All voltages with respect to network ground.
- 3. Duration of short circuit should not exceed 1 second.
- 4. Tested at an address cycle time of 1  $\mu\text{sec}$ .
- 5. Typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .
- 6. Measured at a delta of 0.5V from Logic Level with  $R_1 = 750\Omega$ ,  $R_2 = 750\Omega$  and  $C_L = 5\text{pF}$ .

TEST LOAD CIRCUIT



All inputs  $t_r = t_f = 5\text{ns}$  (10% to 90%).  
All AC parameters are measured at 1.5V unless otherwise specified.

VOLTAGE WAVEFORM

