

SPEED/PACKAGE AVAILABILITY


54	F,W	74	A,F
54H	F,W	74H	A,F
54LS	F,W	74LS	A,F
54S	F,W	748	A,F

DESCRIPTION


These monolithic dual edge-triggered D-type flip-flops feature individual D, clock, preset, and clear inputs.


Preset and clear inputs are active-low and operate independently of the clock input. When preset and clear are inactive (high), information at the D input is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D-input signal has no effect at the output.

FUNCTIONAL BLOCK DIAGRAM (Each Flip-Flop)



PIN CONFIGURATION





TRUTH TABLE (Each Flip-Flop)

	Outputs				
Preset	Clear	Clock	D	œ	Q
L	н	х	х	H	L
Н	L	Х	Χ	L	н
L	L	X	Х	H*	н*
н	H	†	Н	н	L
н	н	†	L	L	Н
н	н	L	Х	Qo	<u>н</u> Q0

H = high level (steady state) L= low level (steady state)
*This condition is nonstable. It will not remain after clear and

^{*}This condition is nonstable. It will not remain after clear ar preset return to their inactive (high) state.

SWITCHING CHARACTERISTICS V_{CC}= 5V, T_A = 25°C

					54/74			54/74H	1		54/74L	S		54/74	s	
TEST CONDITIONS				C _L =15pF R _L =400Ω		C _L =25pF R _L =280Ω		C _L =15pF R _L =2kΩ		C _L = 15pF R _L = 280Ω						
PARAMET	ER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	TYP	MAX	UNIT
fClock	Clock frequency		[- :-	15	25		35	43		25	33		75	90		MHz
tw(Clock)	Width of clock input pulse Clock high Clock low			30 37			15 13.5		i	25			6 7.3			ns
tw(Clear	Width of clear input pulse			30			25			25			7			ns
^t w(Preset)	Width of preset input pulse			30			25			25			7			ns
^t Setup	Input setup time High level Low level			201	15		10† 15†			25 20			3↓			ns
^t Hold	Input hold time			51	2		5†	ŀ		5			2↓			ns
Propagati ^t PLH	on delay time Low-to-high	Clear, Preset				25			20		8	25		5	6 CLK = 1 13.5	ns
^t PHL	High-to-low					40			30		16	40		5	CLK=0 8	
^t PHL	Low-to-high	Clock		10	14	25	4	8.5	15		8	25		7	9	ns
^t PHL	High-to-low	1	1	10	20	40	1	13	20	1	16	40		7	9 _	<u></u>

Load circuit and typical waveforms are shown at the front of section.

*54141*5


SPEED/PACKAGE AVAILABILITY

54 F 54LS F,W 74 B,F 74LS B,F


DESCRIPTION

This latch is ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (G) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go high.

BLOCK DIAGRAM



PIN CONFIGURATION



SWITCHING CHARACTERISTICS $V_{CC} = 5V$, $T_A = 25$ °C

			П	54/74			54/74L	9	
TEST CONDITIONS			CL=15pF RL=400Ω			C _L =15pF R _L =2kΩ			!
PARAMETER	FROM	TO OUTPUT	MIN	ТҮР	MAX	MIN	TYP	MAX	UNIT
t _w Width of enabling pulse						20			
tSetup input setup time High level Low level				7	20 20	20			
t _{Hold} input hold time High Level Low level			0	15	20	0			
Propagation delay time tplH Low-to-high tpHL High-to-low	D	Q		16 14	30 25		15 9	27 17	ns
tpLH Low-to-high tpHL High-to-low	D	ā		24 7	40 15		12 7	20 15	ns
tpHL Low-to-high tpHL High-to-low	G	Q		16 7	30 15		15 14	27 25	ns
tpLH Low-to-high tpHL High-to-low	G	ā		16 7	30 15		16 7	30 15	ns

Load circuit and typical waveforms are shown at the front of section

TRUTH TABLE (Each Latch) LOGIC 54/74

(Each Latch)								
t _n t _{n+1}								
D	Q	Q						
1	1 1	0						
0	0	1						

NOTES:


- 1. t_n = bit time before clock pulse 2. t_n+1 = bit time after clock pulse. 3. These voltages are with respect to network ground terminal.

54/74LS


INP	JTS	OUTPUTS					
D	G	Q	Q				
L	Н	L	Н				
н	н	н	L				
X	_ L	Q ₀	<u> </u>				

- H = high level, L = low level, X = irrelevant
- Q = the level of Q before the high-to-low transition of G

FLIP-FLOP LOGIC DIAGRAM



PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAYEFORMS

NOTES:


- NOTES:

 A. The pulse generators have the following characteristics: Z_{Out} = 50 Ω; for pulse generator A, PRR ≤ 500 kHz; for pulse generator B, PRR ≤ I MHz. Positions of D and G input pulses are varied with respect to each other to verify setup times.

 B. C₁ includes probe and lig capacitance.

 C. Alī diodes are 1N3064.

- D. When measuring propagation delay times from the D input, the corresponding G input must be held high.
- E. V_{ref} = 1.3V.



TEST CIRCUIT