



## 100 V, precision, bidirectional current sense amplifier

### Features



SO8



MiniSO8

- Wide common-mode voltage: -4 to 100 V
- High common-mode rejection CMR: 100 dB min.
- Offset voltage:  $\pm 150 \mu\text{V}$  max.
- Offset drift:  $0.5 \mu\text{V}/^\circ\text{C}$  max.
- Enhanced PWM rejection
- 2.7 to 5.5 V supply voltage
- Internal fixed gain
  - TSC2020: 20 V/V
  - TSC2021: 50 V/V
  - TSC2022: 100 V/V
- Gain error: 0.3% max.
- Gain drift: 3.5 ppm/ $^\circ\text{C}$  max.
- SO8 and MiniSO8 package
- AEC-Q100 qualified

#### Maturity status link

[TSC2020, TSC2021, TSC2022](#)

### Applications

- High-side/low-side current sensing
- Battery management system
- 48 V power distribution
- 48 V power tools
- Motor control
- Automotive

### Description

TSC2020, TSC2021 and TSC2022 are a series of precision bidirectional current sense amplifier. They can sense current via a shunt resistor over a wide range of common-mode voltages, from -4 to +100 V, whatever the supply voltage is. It is able to sense very low drop voltages, minimizing measurement error.

TSC2020, TSC2021 and TSC2022 are current sense amplifiers that may be used for various functions like precision current measurement, overcurrent protection, current monitoring, and feedback loops. These devices fully operate over the supply voltage range of 2.7 to 5.5 V, and over an ambient temperature range of -40 to 125 °C.

## 1 Block diagram and pin description

Figure 1. Block diagram




Figure 2. Pin connections (top view)




Table 1. Pin description

Pin	Pin name	Description
1	IN-	Negative input
2	GND	Ground
3	VREF2	Reference voltage 2
4	NC	Not connected
5	OUT	Output
6	VCC	Supply voltage
7	VREF1	Reference voltage 1
8	IN+	Positive input

## 2 Absolute maximum ratings and operation conditions

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage <sup>(1)</sup>	-0.3 to 5.8	V
$V_{ICM}$	Common-mode voltage on input pins	-10 to 105	V
$V_{DIF}$	Differential voltage between input pins (IN+, IN-)	$\pm 70$	V
$V_{REF1}, V_{REF2}, V_{OUT}$	Voltage present on pins REF1, REF2, and OUT	GND - 0.3 to $V_{CC} + 0.3$	V
$T_J$	Junction temperature	150	°C
$T_{STG}$	Storage temperature	-65 to 150	°C
ESD	Human body model (HBM) <sup>(2)</sup>	2000	V
	Charged device model (CDM) <sup>(3)</sup>	750	V
	SO8	1000	
	MiniSO8		
$RTH_{JA}$	Thermal resistance junction to ambient <sup>(4)(5)</sup>		
	SO8	125	°C/W
	MiniSO8	190	

1. All voltage values, except the differential voltage, are with respect to the network ground terminal.

2. According to JEDEC standard JESD22-A114F.

3. According to ANSI/ESD STM 5.3.1.

4. Short-circuits can cause excessive heating and destructive dissipation.

5. The  $RTH$ s are typical values.

**Table 3. Operating conditions**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage	2.7 to 5.5	V
$V_{ICM}$	Common-mode voltage on input pins	-4 to +100	V
$V_{REF}$	Output offset adjustment range	0 to $V_{CC}$	V
$T$	Operating free-air temperature range	-40 to 125	°C

### 3 Electrical characteristics

**Table 4. Electrical characteristics -  $V_{CC} = 2.7\text{ V}$ ,  $V_{ICM} = 48\text{ V}$ ,  $T = 25^\circ\text{C}$  (unless otherwise specified).**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
<b>Power supply</b>							
$I_{CC}$	Current consumption	$V_{ICM} = -4 \text{ to } 100\text{ V}$ $T_{min} < T < T_{max}$		1.7	2.3	mA	
<b>Input</b>							
$ V_{os} $	Offset voltage (RTI) <sup>(1)</sup>	$V_{ICM} = 12\text{ V}$ , $V_{REF} = 1.35\text{ V}$ $T_{min} < T < T_{max}$			150	$\mu\text{V}$	
		$V_{ICM} = 48\text{ V}$ , $V_{REF} = 1.35\text{ V}$ $T_{min} < T < T_{max}$			200		
$ \Delta V_{os}/\Delta T $	Offset drift vs. temperature	$V_{ICM} = 12\text{ V}$ , $T_{min} < T < T_{max}$			400	$\mu\text{V}/^\circ\text{C}$	
		$V_{ICM} = 48\text{ V}$ , $T_{min} < T < T_{max}$			500		
$CMR$	Common-mode rejection	$V_{ICM} = -4 \text{ to } 100\text{ V}$ , DC mode $T_{min} < T < T_{max}$	100 100	112		$\text{dB}$	
$I_{IB}$	Input bias current	$V_{ICM} = 12\text{ V}$ , $V_{sense} = 0$ $T_{min} < T < T_{max}$		100	130	$\mu\text{A}$	
		$V_{ICM} = 48\text{ V}$ , $V_{sense} = 0$ $T_{min} < T < T_{max}$		200	230		
$ V_{sense} $	Vsense operating range with $Eg \leq 0.3\%$ <sup>(2)</sup>	$T_{SC2020}$ $T_{min} < T < T_{max}$			123.8	$\text{mV}$	
		$T_{SC2021}$ $T_{min} < T < T_{max}$			123.6		
		$T_{SC2022}$ $T_{min} < T < T_{max}$			49.1	$\text{mV}$	
					48.8		
<b>Output</b>							
$G$	Gain	$T_{SC2020}$		20		$\text{V/V}$	
		$T_{SC2021}$		50			
		$T_{SC2022}$		100			
$Eg$	Gain error	$\Delta V_{OUT} = 100\text{ mV}$ to $(V_{CC} - 100\text{ mV})$ $T_{min} < T < T_{max}$		0.01	0.3	$\%$	
					0.35		
$\Delta Eg/\Delta T$	Gain error drift	$T_{min} < T < T_{max}$			3.5	$\text{ppm}/^\circ\text{C}$	
$NLE$	Linearity error	$V_{ICM} = -4 \text{ to } 100\text{ V}$		0.01		$\%$	
$V_{CC} - V_{OH}$	Drop voltage output high	$I_{source} = 0.2\text{ mA}$ $T_{min} < T < T_{max}$		11	25	$\text{mV}$	
		$I_{source} = 2\text{ mA}$ $T_{min} < T < T_{max}$		115	150		
$V_{OL}$	Output voltage low	$I_{sink} = 0.2\text{ mA}$ $T_{min} < T < T_{max}$		24	40	$\text{mV}$	
		$I_{sink} = 2\text{ mA}$ $T_{min} < T < T_{max}$		200	240		
					390		

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I <sub>OUT</sub>	Output current	Sink mode	8	12.5	18	mA
		Tmin < T < Tmax	5		24	
	Source mode	Source mode	10	14.5	25	
		Tmin < T < Tmax	5		30	
Reg Load	Load regulation	I <sub>OUT</sub> = -5 to +5 mA		0.2	1.5	$\frac{mV}{mA}$
C <sub>L</sub>	Maximum capacitive load	No sustained oscillation		1		nF
<b>Offset adjustment</b>						
RT	V <sub>REF</sub> gain	OUT/V <sub>REF</sub> gain for either V <sub>REF</sub> pin		0.5		V/V
Acc	Accuracy, RT	One V <sub>REF</sub> pin connected to V <sub>CC</sub> , the other to GND		0.2		%
<b>Dynamic performances</b>						
BW	Small signal -3 dB bandwidth	R <sub>L</sub> = 10 kΩ, C <sub>L</sub> = 100 pF	350	650		kHz
		Tmin < T < Tmax	350			
SR	Slew rate	C <sub>L</sub> = 100 pF				V/μs
		TSC2020, V <sub>sense</sub> = 108 mV	1.1	1.8		
		TSC2020, Tmin < T < Tmax	1			
		TSC2021, V <sub>sense</sub> = 43 mV	1.5	2.4		
		TSC2021, Tmin < T < Tmax	1.4			
		TSC2022, V <sub>sense</sub> = 22 mV	1.9	3		
		TSC2022, Tmin < T < Tmax	1.8			
E <sub>N</sub>	Spectral density (RTI) <sup>(1)</sup>	f = 1 kHz		63		nV/√Hz

1. RTI stands for "Related to input."

2. V<sub>sense</sub> = (V<sub>in+</sub>) – (V<sub>in-</sub>).

**Table 5. Electrical characteristics -  $V_{CC} = 5\text{ V}$ ,  $V_{ICM} = 48\text{ V}$ ,  $T = 25^\circ\text{C}$  (unless otherwise specified).**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>Power supply</b>						
$I_{CC}$	Current consumption	$V_{ICM} = -4 \text{ to } 100\text{ V}$ $T_{min} < T < T_{max}$		1.8 2.4 2.4	2.4	mA
<b>Input</b>						
$ V_{os} $	Offset voltage (RTI) <sup>(1)</sup>	$V_{ICM} = 12\text{ V}$ , $V_{REF} = 2.5\text{ V}$ $T_{min} < T < T_{max}$			150 200	$\mu\text{V}$
		$V_{ICM} = 48\text{ V}$ , $V_{REF} = 2.5\text{ V}$ $T_{min} < T < T_{max}$			400 500	
$ \Delta V_{os}/\Delta T $	Offset drift vs. temperature	$V_{ICM} = 12\text{ V}$ , $T_{min} < T < T_{max}$			0.5	$\mu\text{V}/^\circ\text{C}$
		$V_{ICM} = 48\text{ V}$ , $T_{min} < T < T_{max}$			1	
CMR	Common-mode rejection	$V_{ICM} = -4 \text{ to } 100\text{ V}$ , DC mode $T_{min} < T < T_{max}$	100 100	112		dB
SVR	Supply voltage rejection	$V_{CC} = 2.7 \text{ to } 5.5\text{ V}$ $T_{min} < T < T_{max}$	100 100	118		dB
$I_{IB}$	Input bias current	$V_{ICM} = 12\text{ V}$ , $V_{sense} = 0$ $T_{min} < T < T_{max}$		100	130 140	$\mu\text{A}$
		$V_{ICM} = 48\text{ V}$ , $V_{sense} = 0$ $T_{min} < T < T_{max}$		200	230 240	
$V_{sense}$	Vsense operating range with $Eg \leq 0.3\%$ <sup>(2)</sup>	TSC2020 $T_{min} < T < T_{max}$			238.5 238.2	$\text{mV}$
		TSC2021 $T_{min} < T < T_{max}$			94.9 94.7	
		TSC2022 $T_{min} < T < T_{max}$			47.1 46.8	
<b>Output</b>						
G	Gain	TSC2020		20		$\text{V/V}$
		TSC2021		50		
		TSC2022		100		
Eg	Gain error	$\Delta V_{OUT} = 100\text{ mV}$ to $(V_{CC} - 100\text{ mV})$ $T_{min} < T < T_{max}$		0.01	0.3 0.35	$\%$
		$T_{min} < T < T_{max}$			3.5	
$\Delta Eg/\Delta T$	Gain error drift	$T_{min} < T < T_{max}$				
NLE	Linearity error	$V_{ICM} = -4 \text{ to } 100\text{ V}$		0.01		%
$V_{CC} - V_{OH}$	Drop voltage output	$I_{source} = 0.2\text{ mA}$ $T_{min} < T < T_{max}$		18	35 45	$\text{mV}$
		$I_{source} = 2\text{ mA}$ $T_{min} < T < T_{max}$		122	155 210	
$V_{OL}$	Output voltage low	$I_{sink} = 0.2\text{ mA}$ $T_{min} < T < T_{max}$		35	50 70	$\text{mV}$
		$I_{sink} = 2\text{ mA}$ $T_{min} < T < T_{max}$		217	250 400	

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I <sub>OUT</sub>	Output current	Sink mode	8	13.5	20	mA
		T <sub>min</sub> < T < T <sub>max</sub>	5		24	
	Source mode	Source mode	10	14.5	25	
		T <sub>min</sub> < T < T <sub>max</sub>	5		30	
Reg load	Load regulation	I <sub>OUT</sub> = -5 to +5 mA		0.2	1.5	$\frac{mV}{mA}$
<b>Offset adjustment</b>						
RT	V <sub>REF</sub> gain	OUT/V <sub>REF</sub> gain for either V <sub>REF</sub> pin		0.5		V/V
Acc	Accuracy, RT	One V <sub>REF</sub> pin connected to V <sub>CC</sub> , the other to GND		0.2		%
<b>Dynamic performances</b>						
BW	Small signal -3 dB bandwidth	R <sub>L</sub> = 10 kΩ, C <sub>L</sub> = 100 pF	450	700		kHz
		T <sub>min</sub> < T < T <sub>max</sub>	450			
SR	Slew rate	C <sub>L</sub> = 100 pF				V/μs
		TSC2020, V <sub>sense</sub> = 200 mV	1.4	2		
		TSC2020, T <sub>min</sub> < T < T <sub>max</sub>	1.2			
		TSC2021, V <sub>sense</sub> = 80 mV	1.7	2.8		
		TSC2021, T <sub>min</sub> < T < T <sub>max</sub>	1.6			
		TSC2022, V <sub>sense</sub> = 40 mV	2.4	3.9		
		TSC2022, T <sub>min</sub> < T < T <sub>max</sub>	2.2			
EN	Spectral density (RTI) <sup>(1)</sup>	f = 1 kHz		53		nV/ $\sqrt{\text{Hz}}$


1. RTI stands for "Related to input."

2. V<sub>sense</sub> = (V<sub>in+</sub>) – (V<sub>in-</sub>).


## 4 Typical characteristics

TSC2020 is used for typical characteristics, unless otherwise specified.


**Figure 3. Input offset production distribution**




**Figure 4. Gain error production distribution**













**Figure 5. Common-mode rejection ratio production distribution**













**Figure 6. Supply current vs. supply voltage**













**Figure 7. Supply current vs. input common-mode**

**Figure 8. Supply current vs. temperature**

**Figure 9. Input bias current vs. input common-mode**

**Figure 10. Input bias current vs. temperature**

**Figure 11. Input bias current vs. input common-mode**

**Figure 12. Input bias current vs. Vsense**


**Figure 13. Input offset voltage vs. temperature**

**Figure 14. Input offset voltage vs. input common-mode with  $V_{CC} = 5.5V$** 

**Figure 15. Input offset voltage vs. input common-mode with  $V_{CC} = 2.7V$** 

**Figure 16. Input offset voltage vs. supply voltage**



**Figure 17. Output current vs. output voltage**

**Figure 18. Output current vs. temperature with  $V_{CC} = 5.5V$** 

**Figure 19. Output current vs. temperature with  $V_{CC} = 2.7V$** 

**Figure 20.  $V_{oh}$  and  $V_{ol}$  vs. temperature with  $V_{CC} = 5.5V$** 

**Figure 21.  $V_{oh}$  and  $V_{ol}$  vs. temperature with  $V_{CC} = 2.7V$** 

**Figure 22. Linearity vs. Vsense with  $V_{CC} = 5.5V$** 


**Figure 23. Linearity vs. Vsense**

**Figure 24. Gain error vs. input common-mode different  $V_{cc}$** 

**Figure 25. Gain error vs. input common-mode voltage different temperature**

**Figure 26. Load regulation with  $V_{cc} = 5 V$** 



**Figure 27. Gain vs. frequency**

**Figure 28. Gain vs. frequency with different capacitive load**

**Figure 29. Gain vs. frequency with different capacitive load (TSC2021)**

**Figure 30. Gain vs. frequency with different capacitive load (TSC2022)**


**Figure 31. Bandwidth vs. input common-mode**

**Figure 32. Overshoot vs. capacitive load**

**Figure 33. Small signal response with  $V_{CC} = 5$  V**

**Figure 34. Large signal response with  $V_{CC} = 5$  V**

**Figure 35. Large signal response with  $V_{CC} = 5$  V  
(TSC2021)**

**Figure 36. Large signal response with  $V_{CC} = 5$  V  
(TSC2022)**



**Figure 37. Positive settling time 1% vs. input common-mode**




**Figure 38. Negative settling time 1% vs. input common-mode**




**Figure 39. 48 V common-mode positive step response recovery**




**Figure 40. 48 V common-mode negative step response recovery**




**Figure 41. 100 V common-mode positive step response recovery**




**Figure 42. 100 V common-mode negative step response recovery**




**Figure 43. PSRR vs. frequency**




**Figure 44. CMRR vs. frequency**




**Figure 45. Positive overvoltage recovery**




**Figure 46. Negative overvoltage recovery**




**Figure 47. Overvoltage recovery vs input common-mode,  $V_{CC} = 5\text{ V}$**




**Figure 48. Noise vs. frequency**




**Figure 49. 0.1 Hz to 10 Hz voltage noise**



**Figure 50. Power up time delay**



**Figure 51. Output impedance vs. frequency**




## 5 Package information

---

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.


## 5.1 SO8 package information

**Figure 52.** SO8 package outline




**Table 6.** SO8 package mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.75			0.069
A1	0.10		0.25	0.04		0.010
A2	1.25			0.049		
b	0.28	0.40	0.48	0.011	0.016	0.019
c	0.17		0.23	0.007		0.010
D	4.80	4.90	5.00	0.189	0.193	0.197
E	5.80	6.00	6.20	0.228	0.236	0.244
E1	3.80	3.90	4.00	0.150	0.154	0.157
e		1.27			0.050	
h	0.25		0.50	0.010		0.020
L	0.40	0.635	1.27	0.016		0.050
L1		1.04			0.040	
k	1°		8°	1°		8°
ccc			0.10			0.004

**Figure 53.** SO8 recommended footprint


## 5.2 MiniSO8 package information

**Figure 54. MiniSO8 package outline**



**Table 7. MiniSO8 mechanical data**

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.1			0.043
A1	0		0.15	0		0.006
A2	0.75	0.85	0.95	0.03	0.033	0.037
b	0.22		0.4	0.009		0.016
c	0.08		0.23	0.003		0.009
D	2.8	3	3.2	0.11	0.118	0.126
E	4.65	4.9	5.15	0.183	0.193	0.203
E1	2.8	3	3.1	0.11	0.118	0.122
e		0.65			0.026	
L	0.4	0.6	0.8	0.016	0.024	0.031
L1		0.95			0.037	
L2		0.25			0.01	
k	0°		8°	0°		8°
ccc			0.1			0.004

**Figure 55. MiniSO8 recommended footprint**

## 6 Ordering information

Table 8. Order codes

Order code	Gain (V/V)	Package	Packaging	Marking	
TSC2020IDT	20	SO8	Tape & Reel	TSC2020	
TSC2020IYDT <sup>(1)</sup>				TSC2020Y	
TSC2020IST		MiniSO8		O129	
TSC2020IYST <sup>(1)</sup>				O132	
TSC2021IDT		SO8		TSC2021	
TSC2021IYDT <sup>(1)</sup>				TSC2021Y	
TSC2021IST		MiniSO8		O130	
TSC2021IYST <sup>(1)</sup>				O133	
TSC2022IDT		SO8		TSC2022	
TSC2022IYDT <sup>(1)</sup>				TSC2022Y	
TSC2022IST		MiniSO8		O131	
TSC2022IYST <sup>(1)</sup>				O134	

1. Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 & Q002 or equivalent.

## Revision history

**Table 9. Document revision history**

Date	Revision	Changes
22-Sep-2023	1	Initial release.
20-May-2024	2	Added new TSC2021 and TSC2022 order codes in Table 8.
02-Jul-2024	3	Updated RT condition, Acc parameter in <a href="#">Table 4</a> and <a href="#">Section 4: Typical characteristics</a> .

## Contents

<b>1</b>	<b>Block diagram and pin description</b>	<b>2</b>
<b>2</b>	<b>Absolute maximum ratings and operation conditions</b>	<b>3</b>
<b>3</b>	<b>Electrical characteristics</b>	<b>4</b>
<b>4</b>	<b>Typical characteristics</b>	<b>8</b>
<b>5</b>	<b>Package information</b>	<b>18</b>
<b>5.1</b>	SO8 package information	19
<b>5.2</b>	MiniSO8 package information	21
<b>6</b>	<b>Ordering information</b>	<b>23</b>
<b>Revision history</b>		<b>24</b>

## List of tables

<b>Table 1.</b>	Pin description . . . . .	2
<b>Table 2.</b>	Absolute maximum ratings . . . . .	3
<b>Table 3.</b>	Operating conditions . . . . .	3
<b>Table 4.</b>	Electrical characteristics - $V_{CC} = 2.7\text{ V}$ , $V_{ICM} = 48\text{ V}$ , $T = 25\text{ }^{\circ}\text{C}$ (unless otherwise specified). . . . .	4
<b>Table 5.</b>	Electrical characteristics - $V_{CC} = 5\text{ V}$ , $V_{ICM} = 48\text{ V}$ , $T = 25\text{ }^{\circ}\text{C}$ (unless otherwise specified). . . . .	6
<b>Table 6.</b>	SO8 package mechanical data . . . . .	19
<b>Table 7.</b>	MiniSO8 mechanical data . . . . .	21
<b>Table 8.</b>	Order codes . . . . .	23
<b>Table 9.</b>	Document revision history . . . . .	24

## List of figures

<b>Figure 1.</b>	Block diagram . . . . .	2
<b>Figure 2.</b>	Pin connections (top view) . . . . .	2
<b>Figure 3.</b>	Input offset production distribution . . . . .	8
<b>Figure 4.</b>	Gain error production distribution . . . . .	8
<b>Figure 5.</b>	Common-mode rejection ratio production distribution . . . . .	8
<b>Figure 6.</b>	Supply current vs. supply voltage . . . . .	8
<b>Figure 7.</b>	Supply current vs. input common-mode . . . . .	9
<b>Figure 8.</b>	Supply current vs. temperature . . . . .	9
<b>Figure 9.</b>	Input bias current vs. input common-mode . . . . .	9
<b>Figure 10.</b>	Input bias current vs. temperature . . . . .	9
<b>Figure 11.</b>	Input bias current vs. input common-mode . . . . .	9
<b>Figure 12.</b>	Input bias current vs. Vsense . . . . .	9
<b>Figure 13.</b>	Input offset voltage vs. temperature . . . . .	10
<b>Figure 14.</b>	Input offset voltage vs. input common-mode with $V_{CC} = 5.5$ V . . . . .	10
<b>Figure 15.</b>	Input offset voltage vs. input common-mode with $V_{CC} = 2.7$ V . . . . .	10
<b>Figure 16.</b>	Input offset voltage vs. supply voltage . . . . .	10
<b>Figure 17.</b>	Output current vs. output voltage . . . . .	11
<b>Figure 18.</b>	Output current vs. temperature with $V_{CC} = 5.5$ V . . . . .	11
<b>Figure 19.</b>	Output current vs. temperature with $V_{CC} = 2.7$ V . . . . .	11
<b>Figure 20.</b>	$V_{oh}$ and $V_{ol}$ vs. temperature with $V_{CC} = 5.5$ V . . . . .	11
<b>Figure 21.</b>	$V_{oh}$ and $V_{ol}$ vs. temperature with $V_{CC} = 2.7$ V . . . . .	11
<b>Figure 22.</b>	Linearity vs. Vsense with $V_{CC} = 5.5$ V . . . . .	11
<b>Figure 23.</b>	Linearity vs. Vsense . . . . .	12
<b>Figure 24.</b>	Gain error vs. input common-mode different $V_{CC}$ . . . . .	12
<b>Figure 25.</b>	Gain error vs. input common-mode voltage different temperature . . . . .	12
<b>Figure 26.</b>	Load regulation with $V_{CC} = 5$ V . . . . .	12
<b>Figure 27.</b>	Gain vs. frequency . . . . .	13
<b>Figure 28.</b>	Gain vs. frequency with different capacitive load . . . . .	13
<b>Figure 29.</b>	Gain vs. frequency with different capacitive load (TSC2021) . . . . .	13
<b>Figure 30.</b>	Gain vs. frequency with different capacitive load (TSC2022) . . . . .	13
<b>Figure 31.</b>	Bandwidth vs. input common-mode . . . . .	14
<b>Figure 32.</b>	Overshoot vs. capacitive load . . . . .	14
<b>Figure 33.</b>	Small signal response with $V_{CC} = 5$ V . . . . .	14
<b>Figure 34.</b>	Large signal response with $V_{CC} = 5$ V . . . . .	14
<b>Figure 35.</b>	Large signal response with $V_{CC} = 5$ V (TSC2021) . . . . .	14
<b>Figure 36.</b>	Large signal response with $V_{CC} = 5$ V (TSC2022) . . . . .	14
<b>Figure 37.</b>	Positive settling time 1% vs. input common-mode . . . . .	15
<b>Figure 38.</b>	Negative settling time 1% vs. input common-mode . . . . .	15
<b>Figure 39.</b>	48 V common-mode positive step response recovery . . . . .	15
<b>Figure 40.</b>	48 V common-mode negative step response recovery . . . . .	15
<b>Figure 41.</b>	100 V common-mode positive step response recovery . . . . .	16
<b>Figure 42.</b>	100 V common-mode negative step response recovery . . . . .	16
<b>Figure 43.</b>	PSRR vs. frequency . . . . .	16
<b>Figure 44.</b>	CMRR vs. frequency . . . . .	16
<b>Figure 45.</b>	Positive overvoltage recovery . . . . .	16
<b>Figure 46.</b>	Negative overvoltage recovery . . . . .	16
<b>Figure 47.</b>	Ovvoltage recovery vs input common-mode, $V_{CC} = 5$ V . . . . .	17
<b>Figure 48.</b>	Noise vs. frequency . . . . .	17
<b>Figure 49.</b>	0.1 Hz to 10 Hz voltage noise . . . . .	17
<b>Figure 50.</b>	Power up time delay . . . . .	17
<b>Figure 51.</b>	Output impedance vs. frequency . . . . .	17

---

<b>Figure 52.</b>	SO8 package outline . . . . .	19
<b>Figure 53.</b>	SO8 recommended footprint . . . . .	20
<b>Figure 54.</b>	MiniSO8 package outline . . . . .	21
<b>Figure 55.</b>	MiniSO8 recommended footprint . . . . .	22

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved