

Qi-compliant inductive wireless power receiver for 5W applications



Flip Chip (3.29 x 3.70 mm)

Features

- · Up to 5 W output power
- Qi 1.2.4 inductive wireless standard communication protocol compliant
- Integrated 27 V synchronous rectifier with 98% (typ.) efficiency
- Low drop-out linear regulator with output current and input voltage control loops
- 3.6 V to 20 V programmable output voltage with 25 mV resolution
- Up to 80% overall system efficiency
- 32-bit, 64 MHz ARM Cortex microcontroller core
- OTP memory for configuration data
- 8-channels, 10-bit A/D Converter
- 6 configurable GPIOs
- Accurate voltage/current measurement for Foreign Object Detection (FOD)
- Output Over-Voltage clamping protection
- 400 kHz I²C interface
- On-chip thermal management and protections (Over-voltage, Over-current)
- Enhanced power dissipation capability Chip-Scale Package (CSP)

Application

- Smartphones and PDAs
- Power banks
- GPS navigators
- · Medical and healthcare equipment
- Wearable devices

Product status link

STWLC68

Product	summary
Order code	STWLC68JRH
Package	Flip Chip (3.29 x 3.70 mm)
Packing	Tape and reel

Description

The STWLC68 is an integrated Wireless Power Receiver suitable for portable applications and capable of managing up to 5 W of output power. The chip has been designed to support Qi 1.2.4 specifications for inductive communication protocol and Base Power Profile (BPP).

The STWLC68 shows excellent efficiency performance thanks to the integrated low-loss synchronous rectifier and the low drop-out linear regulator: both elements are dynamically managed by the digital core to minimize the overall power dissipation over a wide range of output load conditions.

Through the I^2C interface the user can access and modify different configuration parameters, tailoring the operation of the device to the needs of custom applications. The configuration parameters can be saved in the embedded OTP memory and automatically retrieved at power-up, allowing the STWLC68 to operate as standalone device.

The STWLC68 is housed in a Chip-Scale Package to fit real-estate solutions in wearable devices.



1 Introduction

STWLC68 is a Wireless Power Receiver that rectifies the AC voltage developed across the receiving coil and provides a regulated DC voltage at the output.

The 32-bit core MCU is the supervisor of the whole device and manages all the functional blocks to

- establish and maintain communication with the transmitter,
- · ensure adherence to Qi standard specifications (wherever required),
- optimize the efficiency by properly adjusting the operating point
- · guarantee reliability by monitoring and protecting both the load and the device itself.

In order to execute the above mentioned (and many others) task, the MCU core relies on a resident firmware stored in ROM memory. In addition, some configuration parameters (e.g. output voltage, FOD tuning parameters, etc.) can be saved in the internal One-Time Programmable (OTP) memory and retrieved at power-up, allowing the STWLC68 to operate as a fully autonomuous stand-alone chip.

Applications in which the host system directly monitors or controls the power transfer, the I2C interface provides full access to the internal registers of the STWLC68.

The device is also equipped with six programmable general-purpose I/O pins (GPIOs) to implement specific functions (e.g. driving status LEDs, enabling the output on request, informing the host system about faulty conditions, etc.).

Figure 1 shows the block diagram of the device with simplified interconnections among the functional blocks. The synchronous rectifier converts the AC voltage from the receiving coil into a DC voltage at the VRECT pin. The four switches of the rectifier (that is basically an H-bridge) are controlled by the digital core in order to minimize both conduction and switching losses as a function of the output voltage and current, both monitored by two channels of the ADC. Two bootstrap capacitors are externally connected to the BOOT1-BOOT2 pins to correctly drive the high-side switches of the rectifier.

The output of the rectifier, filtered by an external capacitor, is also the input rail for the main LDO linear regulator and for the auxiliary linear regulators in charge of deriving the 5 V and 1.8 V supply voltages.

The digital core has full control of the main LDO linear regulator in order to manage the output voltage, the output current and the drop-out voltage: since the most relevant contribution to the total chip power dissipation is due to the main linear regulator, minimizing its drop-out voltage is a key factor.

Of course the minimization of the drop-out voltage requires a closed loop regulation of the voltage at the VRECT pin, i.e. a feedback information that is sent to the transmitter (via ASK modulation) which, in turn, adjusts the delivered power by acting on the supply voltage, the switching frequency or the switching duty-cycle (or a combination of the three) of its own power stage, depending on the adopted technique.

This regulation loop involving the transmitter is an essential part of the wireless power transmission and is extensively described in Qi specifications.

DS13131 - Rev 1 page 2/33



2 Block diagram

Cs ╂ Своот1 Своот2 Ссомм2 Ссомм1 COMM1 сомма AC1 VSSP AC2 BOOT1 BOOT2 Спест Synchronous VRECT Rectifier V5V0 LDO CLAMP1 to V1V8 ASK V1V8 CLAMP2 LDO modulator Своот R_{HS} BOOT **LDO** Linear 8 channels NTC VOUT Regulator ADC RNTC IEXT OTP OVP VSSA (config) (clamper) VSSD **RAM** SDA (code/data) SCL Digital core INT (MCU) **ROM** RSTB (FW code) GPIO0 GPI05

Figure 1. Simplfied block diagram

DS13131 - Rev 1 page 3/33



3 Device pinout

1 2 3 5 7 4 6 8 Α VRECT } VRECT } VSSP VRECT (VRECT) AC1 В AC2 VSSP С BOOT2 COMM 2 СОММ D VOUT VSSA VSSA VGATE Ε VOUT VOUT VOUT VSSD VSSA V5V0 BOOT1 F VOUT VSSD VSSD VSSA V5V0 NTC G VSSD VSSD VSSD V1V8 VSSA GPI00 VSSD VSSD VSSD VSSD VSSD SCL Н GPI01 BOOT_ SEL GPIO4 GPI03 GPI02 RSTB J

Figure 2. Pin assignment (through top view)

Table 1. Pin description

Pin name	Pin location	Pin function
VSSA	C4,C5,D3,D4, D5,E5,F5,F6, G6,G7	Analog ground. Power return for the main LDO and the analog circuitry.
VSSD	E4, F3, F4, G2, G3, G4, H3, H4, H5, H6, H7	Digital ground. Reference for digital input and output signals.
VSSP	A1, A8, B1, B8	Power ground. Power return for the synchronous rectifier.
AC1	A6, A7, B6, B7	AC power input: input of the synchronous rectifier. Connect to RX series resonant circuit.
AC2	A2, A3, B2, B3	AC power input: input of the synchronous rectifier. Connect to RX series resonant circuit.
BOOT1	E7	Synchronous rectifier bootstrap capacitor connection: a 47 nF (typ.) ceramic capacitor is connected between this pin and AC1.
BOOT2	C1	Synchronous rectifier bootstrap capacitor connection: a 47 nF (typ.) ceramic capacitor is connected between this pin and AC2.
воот	E8	Main LDO power transistor bootstrap capacitor. Connect a 4.7 nF (typ.) ceramic capacitor between this pin and VRECT.
CLAMP1	C8	Auxiliary modulation switches connection: capacitors between CLAMP1 and AC1 and between CLAMP2 and AC2 are used to implement additional ASK modulation. These

DS13131 - Rev 1 page 4/33



Pin name	Pin location	Pin function
CLAMP2	C7	pins are optionally used, in conjunction with COMM1 and COMM2 pins, to modify the ASK modulation index in specific operating conditions.
VDECT	A4, A5, B4,	Synchronous rectifier output and input for the main LDO linear regulator. A suitable
VRECT	B5, C3	capacitor between these pins and VSSA ensures residual AC ripple filtering and energy storage for proper load transient response.
VS	F1	Reserved: this pin must be connected to ground.
DFT	G1	Reserved: this pin must be left floating.
BOOT_SEL	J5	Reserved: this pin must be connected to ground.
NTC	F8	Coil temperature sensing input: this pin is connected to the center tap of a resistor divider having an NTC in the low-side position. If this function is not used, the pin must be pulled-up to V18 through a 10 k Ω resistor to prevent triggering the coil over-temperature protection.
COMM1	D8	Modulation switches connection: capacitors between COMM1 and AC1 pin and
COMM2	D7	between COMM2 and AC2 pin are used to implement ASK modulation.
VOLIT	D2, E1, E2,	Main LDO linear regulator output voltage. Connect a suitable filtering capacitor
VOUT	E3, F2	between these pins and VSSA to ensure stable operation and proper load transient response in all operating conditions.
V1V8	G5, G8	1.8V LDO output and supply rail for the digital core, the ADC and the analog circuitry. Connect a 1 μ F filtering capacitor between this pin and ground.
V5V0	F7, E6	5V LDO output and supply rail for the auxiliary circuitry. Connect a 1 μF filtering capacitor between this pin and ground.
RSTB	J6	Chip-reset input. If set high, the internal digital core is reset. This pin is eventually used by the host controller to control the power transfer process. Connect to V1V8 pin if not used.
IEXT	C2	Internal pull-down switch for resisitive (dissipative) over-voltage protection: a resistor with adequate power dissipation capability must be connected between this pin and VRECT to damp excessive voltage developing at the output of the rectifier.
VGATE	D1	Gate driver output for the optional VRECT discharging transistor. This pin goes high when the voltage drop across the main LDO (VVRECT – VVOUT) exceeds the programmed threshold.
SCL	H8	I2C bus, clock line input. A pull-up resistor to the supply rail of the host controller is required to ensure correct digital levels.
SDA	J8	I2C bus, data line I/O. A pull-up resistor to the supply rail of the host controller is required to ensure correct digital levels.
NC	C6, D6	Reserved: this pin must be connected to ground or left floating.
GPIO0	H2	
GPIO1	H1	
GPIO2	J4	Programmable general-purpose I/Os: the function of these pins depends on the
GPIO3	J3	configuration of the device.
GPIO4	J2	
GPIO5	J1	
INTB	J7	Interrupt output (active low). Programmable open-drain output used to generate an interrupt on specific events for the host controller.

DS13131 - Rev 1 page 5/33



4 Electrical and thermal specifications

4.1 Absolute maximum ratings

Stresses beyond those listed in Table 2 may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other condition above those indicated in Table 2 is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Table 2. Absolute maximum ratings

Parameter	Pin(s)	Min.	Max.	Unit
	AC1, AC2, COMM1, COMM2, CLAMP1 and CLAMP2 respect to ground (VSSA, VSSD and VSSP pins)	-0.9	27	
	BOOT1 to AC1	-0.3	5.5	
	BOOT2 to AC2	-0.3	5.5	
	BOOT1 and BOOT2 respect to ground (VSSA, VSSD and VSSP pins)	-0.3	27	
	BOOT respect to VRECT	-0.3	5.5	
Pin voltage range	VRECT, VOUT and IEXT respect to ground (VSSA, VSSD and VSSP pins)	-0.7	27	V
	V1V8, NTC, VS and DFT respect to ground (VSSA, VSSD and VSSP pins)	-0.3	2	
	V5V0, VGATE, GPIO0 through GPIO5, INTB, RSTB, SDA, SCL and BOOT_SEL respect to ground (VSSA, VSSD and VSSP pins)	-0.7	5.5	
	Relative voltage between any ground pin (VSSA, VSSD, VSSP)	-0.3	0.3	
	AC1, AC2, VRECT, VOUT, VSSP		2.5	
R.M.S. pin current	COMM1, COMM2, IEXT		0.5	
	CLAMP1, CLAMP2		1	Α
Peak pin current	AC1, AC2, VRECT, VOUT, VSSP		5	
(1 ms pulse)	AC1, AC2, VILC1, VOC1, VSSF		3	
HBM ESD susceptibility			2000	
JEDEC JS001-2012			2000	V
CDM ESD susceptibility	All pins		500	v
JEDEC JS002-2012			300	
Latch-Up EIA/JESD78E		-200	200	mA

DS13131 - Rev 1 page 6/33

4.2 Thermal characteristics

Table 3. Thermal characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
T _{A,OP}	Operating ambient temperature		0		85	°C
T _{J,OP}	Operating junction temperature		0		150	
R _{OJA} ⁽¹⁾	Junction to ambient thermal resistance	2s2p		40		°C/W
R _{OJC}	Junction to case thermal resistance			30		C/VV
T _{SHDN}	Thermal shutdown threshold			150		°C
T _{SHDN,HYST}	Thermal shutdown hysteresis			20		C

^{1.} Device mounted on a standard JESD51-5 test board

4.3 Electrical characteristics

0 °C < T_A < 85 °C; V_{VRECT} = 5 V to 10 V. Typical values are at T_J = 25 °C, if not otherwise specified.

Table 4. Electrical characteristics

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Supply section	·					
V	VRECT Under-Voltage Lock-Out upper (turn-on) threshold	VRECT pin voltage, rising edge		3.0	3.3	V
V _{VRECT,UVLO}	VRECT Under-Voltage Lock-Out lower (turn-off) threshold	VRECT pin voltage, falling edge		2.5		V
V _{VRECT,MAX}	VRECT maximum operating supply voltage	Voltage on VRECT pin		16		V
I _{VOUT,Q}	VOUT current consumption in shut- down mode	RSTB low for more than 1 ms, supply voltage (5 V) applied to VOUT		400	750	μA
I _{VRECT,OP}	Operating current consumption (not	RSTB high, supply voltage applied to VRECT		9.7	13	m.A
I _{VOUT,OP}	considering the programmed dummy- load current)	RSTB high, supply voltage applied to VOUT		9.7	13	ПР
.8V supply volta	age LDO linear regulator					
V _{V1V8}	LDO1 output voltage	I _{V1V8} = 5 mA	1.79	1.8	1.81	V
VV1V8	LDO1 load regulation	0 mA < I _{V1V8} < 10 mA		5	20	mV
V supply voltag	e LDO linear regulator					
	LDO2 output voltage	I _{V5V0} = 5 mA, V _{VRECT} = 5.1 V	4.8	5	5.2	V
V_{V5V0}	LDO2 load regulation	0 mA <i<sub>V5V0 = 0 mA <10 mA</i<sub>		2	20	mV
V3V0	LDO2 under-voltage lock-out upper threshold		2.8	3	3.2	V
I _{V5V0,EXT}	Maximum current allowed for external load				10	mA
ynchronous red	ctifier					
Efficiency	Target rectifier efficiency	I _{VRECT} = 1 A, V _{VRECT} = 5.2 V, f _{AC} = 100 kHz to 250 kHz		97		%

DS13131 - Rev 1 page 7/33





Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Efficiency	Target rectifier efficiency	I_{VRECT} = 1 A, V_{VRECT} = 9.2 V, f_{AC} = 100 kHz to 250 kHz		97		%
Pagauta	Synchronous rectifier switches on-	low resistance mode (dynamically selected)	60	70	80	m Ω
R _{DSON,ACx}	resistance	high resistance mode (dynamically selected)	150	250	350	111 22
ASK modulator						
R _{DSON,COMMx}	COMM1-COMM2 modulation switches on-resistance	V _{VRECT} = 5 V		1	2	Ω
R _{DSON,CLAMPx}	CLAMP1-CLAMP2 modulation switches on-resistance	V _{VRECT} = 5 V		1		Ω
I _{DMYL,MAX}	Dummy load current (internally drawn	V_{VRECT} = 5 V to 12 V, I_{VRECT} = 0 A, IDMYL_SET = 0x1F		310		mA
I _{DMYL,STEP}	from VRECT when enabled)			10		
Main LDO linear r	regulator			I	I	l
		VOUT_SET = 0x00C8	4.95	5.0	5.05	
	Output voltage range	VOUT_SET = 0x0320	19.92	20	20.08	V
		I _{VOUT} = 0.1 A, V _{OUT} = 5 V,				
V _{OUT}	Vout Line regulation	6 V < V _{VRECT} < 15 V		3	15	mV
	Vout Load regulation	$V_{VRECT} = 5.5 \text{ V}, V_{OUT} = 5 \text{ V},$ $1 \text{ mA} < I_{VOUT} < 800 \text{mA}$		30	70	mV
V	Dragrammable step size	7 1107 (1000) (3001107		25		mV
V _{OUT_STEP}	Programmable step size					
V _{DROP}	Linear regulator drop-out voltage	I _{OUT} = 1 A		100	200	mV
I _{OUT_CL}	Linear regulator overcurrent protection		1.4	1.5	1.6	Α
Thermal protection	on (external NTC)				1	
V _{NTC,OTP}	External over-temperature NTC pin upper threshold		0.55	0.59	0.65	V
·NTC,OTF	External over-temperature NTC pin hysteresis		50	125	150	mV
I _{NTC,BIAS}	NTC pin bias current	V_{NTC} = 1.5 V		1	2	μA
Over-Voltage Pro	tection					
V _{VRECT,OVPH}	Hard OVP (AC1-AC2 short to VSSP) upper threshold		24.2	24.7	25.2	V
	Hard-OVP hysteresis		0.5	1.0	1.5	
	Adjustable Soft OVP (IEXT clamping)	VRECT_OVP = 0x2EE0	11.5	12	12.5	
V _{VRECT,OVPS}	upper threshold	VRECT_OVP = 0x4650	17.5	18	18.5	V
· VREGI,OVF3	Fixed Soft OVP (IEXT clamping) upper threshold		22.5	23	23.5	•
I _{IEXT,MAX}	IEXT clamping switch current capability	Non-repetitive 100 ms rectangular pulse			0.3	Α
R _{IEXT,ON}	IEXT switch on-resistance	I _{IEXT} = 250 mA		1.8	3	Ω
Digital signals			1	1	1	
V _{IL}	Low level input voltage				0.55	
V _{IH}	High level input voltage		1.14			V

DS13131 - Rev 1 page 8/33



Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{OH}	GPIOx high level output voltage	Output high, I _{SOURCE} = 3mA	1.25			V
I _{OH}	GPIOx pin current capability	Output high	3			mA
V _{OL}	Low level output voltage	Output low, I _{SINK} =3mA		360		mV
I	Internal pull up ourrent	GPIOx, INTB, SCL, SDA pins	10	16	22	
I _{IPU}	Internal pull-up current	RSTB pin	4	8	13	
I _{IPD}	Internal pull-down current	GPIOx, INTB, SCL, SDA pins	10	16	22	μA
טאוי	internal pull-down current	RSTB pin	4	8	13	

4.4 Recommended operating conditions

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
DC characterist	ics					
V _{VRECT,OP}	Operating VRECT supply voltage range		4.5		16	V
V _{VRECT,BPP}	Operating VRECT supply voltage range in BPP mode	V _{VOUT} = 5 V, I _{VOUT} = 0.5 A	5.1	5.2	8	V
AC characterist	ics					
V _{ACIN}	AC peak-to-peak voltage between AC1 and AC2 input pins				24	V
I _{AC,MAX}	AC1 and AC2 pins maximum RMS current capability	Sinusoidal waveform at AC1-AC2			2	А
f _{AC}	AC synchronous rectifier input frequency range	terminals	50		500	kHz

DS13131 - Rev 1 page 9/33



5 Device description

5.1 Chip reset pin

The RSTB pin, active low, can block the operation of the device by forcing the digital core in reset state. After releasing the RSTB pin, the STWLC68 re-starts and retrieves the default configuration data from the OTP. If not used, the RSTB pin should be connected to the V1V8 or left floating.

5.2 Synchronous rectifier

The synchronous rectifier of the STWLC68 is a key block in charge of converting the AC input power from the receiving coil into a DC supply rail for the following linear regulator. In principle it consists of four N-channel MOSFETs arranged in a H-bridge, conveniently driven by a control block that monitors the voltage at the AC1 and AC2 pins to optimize the commutations and to charge the external bootstrap capacitors for the high-side switches. Different driving schemes are possible for the switches of the rectifier and the MCU core dynamically selects the optimal one to maximize the overall efficiency as a function of the operating point. When designing the filtering capacitor at the output of the synchronous rectifier, it must be taken into account that it has to minimize the AC residual ripple and to provide energy storage to sustain load transients, without impacting on the ASK communication with the transmitter.

5.3 Main linear regulator

The main linear regulator of the STWLC68 ensures a constant output voltage with minimum power loss. Excellent line and load regulation are demanded to the analog circuitry of this block, while the optimal operating point is managed by the MCU core. The minimization of the power loss is achieved by adjusting the drop-out voltage according to a programmed target curve: to do so, the MCU core handles the communication with the transmitter to get the desired VRECT rail voltage. Key voltages and currents in the block are constantly monitored to optimize the performance of the linear regulator and to to provide multiple proctection levels (see related section).

The main linear regulator has three independent control loops acting on the power pass element:

- Output voltage regulation loop: this loop regulates the output voltage at the nominal value set in the dedicated register;
- Input current regulation loop: in order to prevent a collapse at the output of the synchronous rectifier, the
 current through the linear regulator is limited to a fixed 1.5 A limit. This loop overdrives the previous one,
 reducing the output voltage as a consequence.
- Input voltage regulation loop: this loop works in conjunction with the input current one and avoids that the VRECT rail drops below a programmable value.

Both input current and input voltage regulation loops play an important role: since the output of the rectifier is a highly variable voltage source (especially because of unpredictable changes in coupling of the coils), extra care is needed to avoid voltage drops that could lead to an undesirable MCU core reset. The pass transistor is an N-channel MOSFET and the BOOT pin is dedicated to its bootstrap capacitor, ensuring correct driving and lower on-resistance also in case of drop-out condition. A filtering capacitance higher than 20 μ F has to be connected to the output rail (VOUT) in order to ensure stable operation of the linear regulator.

5.4 ASK communication

Robust and reliable in-band ASK modulation is critical to the operation of any Qi compliant devices. STWLC68 has dedicated hardware on top of the firmware algorithm to improve the performance of the in-band communication. Parameters controlling the ASK modulation used during communication (e.g. modulation index as a function of the load) are programmable via OTP. At ping-up and in light-load or no-load conditions the modulation index may result critical, especially in case of poor magnetic coupling of the coils: an internal, programmable dummy load at VRECT can be enabled to enhance the ASK modulation, resulting is a quicker transaction with the transmitter. The reservoir current is automatically drawn from VRECT at power-up and it is gradually reduced as the output current increases: this operation ensures a constant load baseline that exits the game once the external load prevails.

DS13131 - Rev 1 page 10/33



5.5 Protections

Over-voltage protection

The STWLC68 integrates different Over-Voltage Protection circuits to protect itself, the load connected to its output rail and the external components from damage due to overheating and/or exceeding AMR condition. Under normal operating conditions the voltage at the output of the synchronous rectifier is slightly higher than the output one thanks to the communication with the transmitter. A sudden change in the coupling factor between transmitting and receiving coils, for example due to abrupt reciprocal repositioning of the coils, easily leads to unpredicatable voltage peaks at the AC input terminals: the TX-RX regulation loop is not fast enough to prevent such an event and additional precautions must be taken.

Both the VRECT and VOUT outputs are constantly monitored. The VRECT rail has three concurrent OVP mechanism: two fixed, analog ones based on a HW comparator (OVPH and Fixed-OVPS) and a digital ones (Adj-OVPS), implemented in the FW and relying on the ADC readings (OVPS). In case the $V_{VRECT} > V_{VRECT,OVPH}$ condition occurs, the protection circuit immediately shorts both AC1 and AC2 pins to ground. This clamping action is released as soon as the voltage at the V5V0 pin falls down below its power-good level (4V typ.). Normally (it actually depends on the output load) the transmitter reacts to this protection by cutting-off the power transfer.

Both OVPS (Fixed and Adjustable) protections activate a different mechanism compared to OVPH: the IEXT pin goes low and an external resistor starts drawing current from VRECT (see block diagram). The digital OVP protection (Adj-OVPS) has an adjustable threshold and can be taylored for the application. In most of cases both soft OVP protections do not interrupt the ongoing power transfer, but a significant energy could be dissipated in the external resistor and a careful design is required. Optionally, the STWLC68 can be programmed to issue an End-of-Power-Transfer (EPT) packet to the transmitter on any OVP event.

Over-temperature protection

The STWLC68 is equipped with three over-temperature detection circuits based on different sources:

- 1) Synchronous rectifier temperature sensor
- 2) Main linear regulator temperature sensor
- 3) Coil (external NTC) temperature sensor

The signals coming from the two internal temperature sensors and the NTC pin (analog input) are conditioned and routed to the multi-channel ADC. The temperature of both the rectifier and the linear regulator can be directly read via dedicated registers. The external sensor, typically placed very close to the coil to prevent over-heating, is often a low-sided NTC of a resistor divider whose center tap is connected to the NTC pin, while the high-side resistor is connected to the V1V8 pin.

Reading the temperature of the external sensor requires some calculation from the host, since it depends on the NTC characterisitcs (beta, nominal value), the high-side resistor and the input range of the NTC pin (0 V - 1.5 V).

The internal sensors are also monitored and compared to a fixed 125°C threshold (10°C hysteresis) to trigger a HOVP event (AC1 and AC2 shorted to ground).

In addition, the STWLC68 allows the user to define for each source a threshold with associated set of actions.

The selectable actions are any combination of:

- · EPT packet generation
- Output disconnection
- INT pin status change

For example, a chip over-temperature alert could be sent to the host system by setting two temperature thresholds (e.g. 100°C for the rectifier and 90°C for the linear regulator) and linking the INT pin to the related interrupts.

Over-current protection

As mentioned in the description of the main linear regulator, the current through the pass transitor is sensed and limited to a fixed 1.5 A threshold. An internal interrupt is generated in such a case and specific actions could be linked to it. In any case, a severe over-load condition quikly leads to an output voltage drop: if VOUT drops below a fixed 1.25 V threshold (e.g. in case of output short-circuit), the linear regulator is disabled an an interrupt is generated. A programmable threshold allows the user to define an early over-load alert interrupt and a set of associated actions.

DS13131 - Rev 1 page 11/33



5.6 GPIOx and INTB pins

The GPIO0 through GPIO5 pins are programmable general-purpose I/O pins whose functions can be assigned in OTP memory. These pins can be configured both as inputs and outputs (either push-pull or open-drain) according to the selected function.

The INTB pin is an interrupt output line that can be associated to any internal interrupt condition and used to inform the host system about specific events. The INTB pin can be programmed to be push-pull or open-drain type as well.

The following table reports the available functions that can be assigned by writing the corresponding GPIOx-FS register.

GPIO function and	type	GPIOx-FS register	Description
GPIOF_NONE	I	0x00	No function
GPIOF_XINT_OD	0	0x03	Interrupt signal status (inverted), open-drain
GPIOF_XINT_PP	0	0x04	Interrupt signal status (inverted), push-pull
GPIOF OUT INH	ı	0x05	Output voltage inhibit control (input):
GI 101 _001_IIVI1	'	0.000	low = enable VOUT, high = inhibit VOUT
GPIOF OUT MON	0	0x06	Output status monitor
Of IOI_OOI_MON		0,000	low = VOUT disabled, high = VOUT enabled
GPIOF OUT XMON	0	0x07	Output status monitor (inverted)
OF TOT _OUT_XWOIV		OXO1	low = VOUT enabled, high = VOUT disabled
GPIOF OUT XMON OD	0	0x08	Output status monitor (inverted, open-drain)
GLIGITOGITZKWGIY_GB		UXUU	low = VOUT enabled, high = VOUT disabled
GPIOF_ADC_TICK	0	0x0F	ADC sampling toggling ticker (debug)
GPIOF_CORE_XRDY	0	0x1D	Digital core ready (inverted). If low, core and I2C interface are ready.

Table 5. List of selectable functions for GPIOx pins

5.7 Wireless power interface

The blocks that refer to the wireless power interface are the synchronous rectifier, the main LDO linear regulator and the ASK modulator, as well as the digital core as supervisor. As previously mentioned, the power transfer from the transmitter to the receiver is actually the result of a procedure that involves different phases.

In brief, a power transfer begins after the transmitter has properly detected a valid receiver and a specific communication has been established between the two parts. Without entering the details of the different phases, the basic sequence of events taking place when a receiver is properly placed on the transmitting coil are summarized as:

- Analog ping: this is the initial step of the so-called "selection phase". A brief AC burst is periodically
 generated by the transmitter in order to detect the presence of a potential receiver on its transmitting
 surface. Through analog ping the transmitter could eventually be able to discriminate foreign objects.
- Digital ping: this step is an interrogation session based on a more energetic AC burst during which the potential receiver is expected to reply through amplitude shift-keying (ASK) modulation.
- Identification & configuration: this is the following step aiming to identify the receiver and to gather information about its power transfer capability. The transmitter generates a so-called "Power Transfer Contract" tailoring some parameters that will characterize the following power transfer phase.
- Power transfer: this is the final step, where the transmitter initially increases and subsequently modulates the transmitted power in response to the control (feedback) data from the receiver.

DS13131 - Rev 1 page 12/33



Power Receiver Interface

The flow-chart visible in Figure 3 reports the whole process leading to a power transfer in Base Power Profile (BPP), the only power profile supported by STWLC68 due to a maximum output power of 5 W (1.0 A @ 5 V).




Figure 3. Power transfer phases for Baseline Power Profile

In case of Qi-mode the STWLC68 goes autonomously through Selection, Ping, Identification & Configuration phases, entering Power Transfer phase if no error occurs. During the Power Transfer phase, the device sends Received-Power and Control-Error packets periodically as feedback information for the transmitter. If a critical event like over-voltage, over-current or over-temperature occurs, the STWLC68 automatically sends the End-Power-Transfer packet.

When the Power Transfer is up and running, the End-Power-Transfer packet (with any response value) or any custom packet (e.g. Proprietary packet or Charge-Status packet) can be sent to the transmitter simply through commands via I²C interface. Sending a custom packet may result in a reply (either a data packet or a pattern response from the transmitter) or no reply at all: if a response is received, the content is captured and stored in specific I²C registers.

Important notes:

- Changing the output voltage must respect the overall system design (selected coil, transmitter type, etc.).
- Output load transient response strongly depends on correct design of the output capacitors. Severe load transients may lead to temporary output voltage collapse due to the overall TX-RX response time.
- A minimum output load significantly helps in increasing the signal-to-noise ratio during digital pin and it is
 advisable to ensure interoperability with all transmitters. For this purpose, the STWLC68 allows the user to
 set a dummy load (reservoir current) that is dynamically managed to fade-out when an output load is
 applied.
- The initial load at power-up should not exceed 2.5 W, smoothly ramping-up to full power subsequently.

5.8 I2C interface

The STWLC68 can operate fully independently, i.e. without being interfaced with any host controller. In applications in which the STWLC68 has to be part of the peripherals managed by the host system, the two SDA and SCL pins could be connected to the existing I²C bus.

Thedevice works as an I²C slave and supports both standard (100 kbit/s) and fast (400 kbit/s) data transfer modes.

Through the I²C interface, maximum device flexibility is obtained and full access to the internal resources is possible. The host controller typically polls for device status and power transfer operation, demands for custom commands execution or reconfigures the default parameters.

DS13131 - Rev 1 page 13/33



The STWLC68 has been assigned 0x61 as 7-bit hardware address, resulting in 0xC2 and 0xC3 8-bit addresses for write and read operations respectively. Since both SDA and SCL pins of the STWLC68 have an open-drain output stage, the high level is determined by external pull-up resistors at system level. The pins are tolerant up to 5 V and the pull-up resistors should be selected as a trade-off between communication speed (lower resistors lead to faster edges) and data integrity (the input logic levels have to be guaranteed to preserve communication reliability).

SDA 70% 30% 30% 50.DAT 50.DAT

Figure 4. I²C timing reference

Data Validity

As shown in Figure 5, the data on the SDA line must be stable during the high period of the clock. The high and low states of the SDA line can only change when the SCL clock signal is low.




Figure 5. Data validity on the I²C bus

Start and Stop Conditions

Both SDA and SCL lines remain high when the I^2C bus is not busy. As shown in Figure 6, a start condition is a high-to-low transition of the SDA line when SCL is high, while the stop condition is a low-to-high transition of the SDA line when SCL is high. A STOP condition must be sent before each START condition.

DS13131 - Rev 1 page 14/33



SDA
SCL
START condition
STOP condition

Figure 6. Start and Stop Condition on the I²C Bus

Byte format

Every byte transferred to the SDA line must contain 8 bits. Each byte sent to the STWLC68 is generally followed by an acknowledge (ACK) bit. The MSB is transferred first. One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high state of each SCL clock pulse.

SDA MSB acknowledgement acknowledgement signal from slave signal from master 9 SCI S or SR 3 to 8 9 SR or P ACK START or STOP or byte complete clock line held LOW repeated START repeated START interrupt within slave while interrupts are serviced condition condition

Figure 7. Byte transfer

Acknowledge

The I²C master releases the SDA line during the 9th SCL clock pulse in order to detect the ACK pulse eventually generated by the slave (Figure 8). The STWLC68 generates the ACK pulse (by pulling-down the SDA line during the acknowledge clock pulse) to confirm the correct device address or the received data bytes: the missing ACK pulse is a so-called not-acknowledge condition (NACK) and, apart specific cases, the master aborts the ongoing operation in such an event. If the supply voltage of the STWLC68 is too low, the I²C interface is disabled and no ACK pulses are generated (see Under-Voltage Lockout thresholds in the Electrical Characteristics).




Figure 8. Acknowledge on the I²C bus

Interface protocol

The interface protocol consists of (see Figure 9):

- start condition (START)
- 7-bit device address (0x61) + R/W bit (read =1 / write =0)
- Register pointer, high-byte
- · Register pointer, low-byte
- Data sequence: N x (data byte + ACK)

DS13131 - Rev 1 page 15/33



Stop condition (STOP)

The register pointer (or address) byte defines the destination register to which the read or write operation applies. When the read or write operation is finished, the register pointer is automatically incremented.


Figure 9. Interface protocol

Г		Dev	ice a	ddr	ess ·	+ R/	W b	it			Re	egist	ter a	ddr	ess	(H)		Г		Re	gist	er a	ddr	ess (L)						Dat	a by	te				П
L	7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0		
START	MSB						LSB	R / W	С	MOB							LSB	ACK	MSB							LOB	AUK	∑ob							LOB	ACK	STOP

Writing to a single register

Writing to a single register begins with a START condition followed by device address 0xC2 (7-bit device address plus R/W bit cleared), two bytes of the register pointer and data byte to be written in the destination register. Each transmitted byte is acknowledged by the STWLC68 through an ACK pulse (Figure 10)


Figure 10. Writing to a single register



Writing to multiple registers (page write)

The STWLC68 supports writing to multiple registers with auto-incremental addressing. When data is written into a register, the register pointer is automatically incremented, therfore transferring data to a set of subsequent registers (also know as page write) is a straightforward operation.

Figure 11. Writing to multiple registers



DS13131 - Rev 1 page 16/33



Reading from a single register

Reading from a single register begins with a START condition followed by device address byte 0xC2 (7-bit device address plus R/W bit cleared) and two bytes of register pointer, then a re-START condition is generated and the device address 0xC3 (7-bit device address plus R/W bit asserted) is sent, followed by data reading. As shown in Figure 12, an ACK pulse is generated by the STWLC68 at the end of each byte, but not for data bytes retrieved from the register. A STOP condition is finally generated to terminate the operation.




Figure 12. Reading from a single register

Reading from multiple registers (page reading)

Similarly to multiple (page) writing, reading from subsequent registers relies on auto-increment of the register: the master can extend data reading to the following registers by generating and ACK pulse at the end of each byte. Data reading starts immediately and the stream is terminated by a NACK pulse at the end of the last data byte, followed by a STOP condition (Figure 13).




Figure 13. Reading from multiple registers

5.9 Register map

The STWLC68 can be monitored and controlled by accessing the internal registers via I2C interface. The following registers map reports the accessible addresses. Registers marked with † are read-only and should not be altered by the user. Addresses not shown in the map and blank bits have to be considered reserved and not altered as well.

Register Register name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 **Address** 0x0000 CHIP_ID† Chip ID 0x0001 0x0002 CHIP_REV[†] Chip Revision 0x0006 **ROM ID** ROM_ID[†]

Table 6. Registers map

DS13131 - Rev 1 page 17/33



Register Address	Register name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x0007	ROM_ID [†]				RO	M ID			<u> </u>
0x0008							_		
0x0009	CFG_ID [†]			(OTP memory of	configuration I	D		
0x000A									
0x000B	TRIM_ID [†]			F	Production trim	iming version	ID		
0x000C					OTD 11				
0x000D	PATCH_ID [†]				OTP patcr	n version ID			
0x0010	INT TH	Out_Off_Int _En	Out_On_Int _En				OVP_Int_E n	OCP_Int_E	OTP_Int_E
0x0011	INT_EN					Vrect_Rdy_ Int_En	Sig_Str_Int _En		
0x0012	INT_CLR	Out_Off_Int _Clr	Out_On_Int _Clr				OVP_Int_C Ir	OCP_Int_C Ir	OTP_Int_CI
0x0013	INT_CLR					Vrect_Rdy_ Int_Clr	Sig_Str_Int _Clr		
0x0014	INIT LATCLIT	Out_Off_Int _Latch	Out_On_Int _Latch				OVP_Int_L atch	OCP_Int_L atch	OTP_Int_L atch
0x0015	INT_LATCH [†]					Vrect_Rdy_ Int_Latch	Sig_Str_Int _Latch		
0x0016	INT_STA [†]	Out_Off_Int _Flag	Out_On_Int _ Flag				OVP_Int_ Flag	OCP_Int_ Flag	OTP_Int_ Flag
0x0017	IIVI_OTA					Vrect_Rdy_ Int_ Flag	Sig_Str_Int _ Flag		
0x0018	OTP_LATCH [†]						NTC_OTP_ Latch	Rect_OTP_ Latch	Lin_Reg_O TP_Latch
0x0019	OVP_LATCH [†]							Fxd_OVPS _Latch	Adj_OVPS _Latch
0x001A	OCP_LATCH [†]								OCP_Latch
0x001C	SYS_ERR0 [†]						ECC_Doub le_Bit_Err	Header_Se ction_Err	M0_Hard_ Fault_Err
0x001D	SYS_ERR1 [†]		Sector_Error :0]	Patch_Sect	or_Error [1:0]		n_Sector_Er [1:0]	Trimming_S	Sector_Error :0]
0x001E	SYS_ERR2 [†]								ry_Trimming Error [1:0]
0x0020	DIR CMD						Send_EPT		Send_Msg
0x0021	PII/_OINID							Out_Off	Out_On
0x0038	AC EDEOT			Post	fier Operating	Frequency (in	ı kHz)		
0x0039	AC_FREQ†					i requericy (II			
0x003A	S_STR_TX [†]			Signa	l Strength Lev	el sent to tran	smitter		
0x003C	VOLIT OFT			0.4		F \	(OF m) //-!		
0x003D	VOUT_SET			Output Volt	age setting: 2	o mv to 22 V (∠o mv/step)		
0x0040	VTH_AOE		Voltage thres	hold for Auto	matic Output E	Enable: 240 m	V to 1049 mV	(16 mV/step)	
0x0041	LCR_THR			Normal-Cu	ırrent Range (Current Rang	e (LCR) thres	hold (4 mA/

DS13131 - Rev 1 page 18/33





Register Address	Register name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x0042	LCR_HYST			Low-Currer	nt Range (LCR		Current Range ep)	(NCR) hyste	resis (4 mA/
0x0043	MOD_CFG			LCR_Clam p_Mod_En	LCR_Com m_Mod_En			NCR_Clam p_Mod_En	NCR_Com m_Mod_En
0x0044	IDMYL_SET				Dumn	ny Load curre	ent: 0 mA to 3	10 mA (10 mA	/step)
0x0045	VRECT_MIN	Vrect_Min_ Ctrl_En							or constant
0x0049	VDROP_V0		Linear regulator target drop-out voltage, setpoint 0						
0x004A	VDROP_V1			Linear regu	lator target dr	op-out voltage	e, setpoint 1		
0x004B	VDROP_V2			Linear regu	lator target dr	op-out voltage	e, setpoint 2		
0x004C	VDROP_V3			Linear regu	lator target dr	op-out voltage	e, setpoint 3		
0x004D	VDROP_C1		Liı	near regulator	target drop-or	ut voltage, cu	rrent threshole	d 1	
0x004E	VDROP_C2		Liı	near regulator	target drop-or	ut voltage, cu	rrent threshole	d 2	
0x004F	VDROP_C3		Lii	near regulator	target drop-or	ut voltage, cu	rrent threshol	d 3	
0x0050									
0x0051			Message packet content to be sent to transmitter via ASK modulation (see DIR_CMG register)						
0x0052									
0x0053									
0x0054	MSG_TX	Messa							egister)
0x0055	-								
0x0056									
0x0057	_								
0x0058									
0x0062	EPT_MSG		EPT Messag	ge (root cause	event) added	to EPT pack	et (see DIR_C	CMD register)	
0x0080	FOD_CTC			FOI	O Current Three	eshold Calibra	ation		
0x0083	FOD_GSC			I	OD Gain Sca	ler Calibratio	n		
0x0087	FOD_OLC			ı	OD Offset Le	vel Calibratio	n		
0x008B	FOD_DCR			Coil D	C-Resistance	for FOD calc	ulation		
0x0090	VDEOT DET	Voltage Re	gulation Error	(difference in	mV) between	actual and ta	rget VRECT,	used to calcul	ate CEP for
0x0091	VRECT_RE [†]	_			the tran				
0x0092	DDD TVİ		Pagaiyad	Dower (comp	robonoivo of la	agges) level D	lacket cent to	transmittor	
0x0093	RPP_TX [†]		Received	Power (comp	rehensive of lo	isses) ievei P	acket sent to	transmitter	
0x0096	SS_MIN_TX		Mir	nimum Signal-	Strength level	for proceedir	ng to PING ph	ase	
0x0097	CS_OFFS†			Currer	nt sensor offse	t adjustment	(in mA)		
0x0098	IDLE_CC			Chip	idle current co	nsumption (in	n mA)		
0x00A1	PMAX_PTC			Maximu	m power capa	bility establis	hed during Po	wer Transfer	Contract
0x00A6	TDFOT STE				-		T		
0x00A7	TRECT_OTP		Over-Tempe	erature detect	on Threshold	related to Re	ctifier Temper	ature sensor	
0x00A8	TI D. 0	_	_						
0x00A9	TLR_OTP	Over-	- Iemperature	detection Thr	eshold related	to main Line	ar Regulator∃	emperature s	ensor
0x00AA	VNTC_OTP		Over-	Temperature of	detection Thre	shold related	to external N	TC pin	

DS13131 - Rev 1 page 19/33





Register name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
VNTC_OTP		Over-	Temperature	detection Thre	eshold related	to external N	TC pin	
VRECT_OVP		VRECT	Cover-Voltag	e detection Th	nreshold (Adju	istable OVP-C	clamper)	
IRECT_OCP			IREC	☐ Over-Curren	it detection Th	reshold		
					Tshdn_OT P_En	Vntc_OTP_ En	Tlr_OTP_E n	Trect_OTP _En
PROT_EN							Fxd_OVPS _En	Adj_OVPS _En
								Irect_OCP_ en
						Vntc_OTP_ EPT_Req	Tlr_OTP_E PT_Req	Trect_OTP _EPT_Req
PROT_EPT							Fxd_OVPS _EPT_Req	Adj_OVPS _EPT_Req
								Irect_OCP_ EPT_Req
						Vntc_OTP_ Out_Disc	Tlr_OTP_ Out_Disc	Trect_OTP _ Out_Disc
PROT_OD								Vrect_OVP _ Out_Disc
								Irect_OCP_ Out_Disc
MFR_ID1				Manufacture	er ID (MSByte)			
MFR_ID0				Manufacture	er ID (LSByte)			
BDEV_ID3	Xtd_ID_En			Basic	Device ID (M	SByte)		
BDEV_ID2				Basic D	Device ID			
BDEV_ID1				Basic D	Device ID			
BDEV_ID0				Basic Devic	e ID (LSByte)			
XDEV_ID7			ı	Extended Dev	rice ID (MSByt	e)		
XDEV_ID6				Extended	Device ID			
XDEV_ID5				Extended	Device ID			
XDEV_ID4				Extended	Device ID			
XDEV_ID3				Extended	Device ID			
XDEV_ID2				Extended	Device ID			
XDEV_ID1				Extended	Device ID			
XDEV_ID0				Extended Dev	vice ID (LSByt	e)		
GPIO0_FS				GPIO0 pin Fu	ınction Selecto	or		
GPIO1_FS				GPIO1 pin Fu	ınction Selecto	or		
GPIO2_FS				•				
GPIO3_FS				GPIO3 pin Fu	ınction Selecto	or		
GPIO5_FS				•				
	VNTC_OTP VRECT_OVP IRECT_OCP PROT_EN PROT_EN PROT_OD MFR_ID1 MFR_ID0 BDEV_ID3 BDEV_ID2 BDEV_ID1 BDEV_ID6 XDEV_ID7 XDEV_ID6 XDEV_ID5 XDEV_ID4 XDEV_ID5 XDEV_ID4 XDEV_ID5 SOFIO1 SOF	VNTC_OTP VRECT_OVP IRECT_OCP PROT_EN PROT_EPT PROT_EPT MFR_ID1 MFR_ID0 BDEV_ID3 BDEV_ID2 BDEV_ID1 BDEV_ID2 BDEV_ID1 BDEV_ID6 XDEV_ID7 XDEV_ID6 XDEV_ID5 XDEV_ID5 XDEV_ID4 XDEV_ID5 XDEV_ID4 XDEV_ID3 XDEV_ID5 XDEV_ID4 XDEV_ID5 XDEV_ID5 XDEV_ID7 XDEV_ID6 XDEV_ID7 XDEV_ID7 XDEV_ID7 XDEV_ID8 GPIO1_FS GPIO1_FS GPIO2_FS GPIO3_FS GPIO3_FS GPIO4_FS	VNTC_OTP Over- VRECT_OVP VRECT IRECT_OCP PROT_EN PROT_EPT PROT_OD MFR_ID1 MFR_ID0 BDEV_ID3 Xtd_ID_En BDEV_ID2 BDEV_ID1 BDEV_ID0 XDEV_ID7 XDEV_ID6 XDEV_ID6 XDEV_ID5 XDEV_ID4 XDEV_ID5 XDEV_ID1 XDEV_ID1 XDEV_ID3 XDEV_ID1 XDEV_ID6 XDEV_ID7 XDEV_ID7 XDEV_ID7 XDEV_ID8 GPIO0_FS GPIO1_FS GPIO3_FS GPIO4_FS GPIO4_FS	VNTC_OTP	VNTC_OTP Over-Temperature detection Thr. VRECT_OVP VRECT Over-Voltage detection Thr. IRECT_OCP IRECT Over-Current PROT_EN IRECT Over-Current PROT_EPT IRECT Over-Current MFR_ID1 Manufacture MFR_ID0 Manufacture BDEV_ID3 Xtd_ID_En Basic BDEV_ID4 Basic Devic BDEV_ID5 Extended Dev XDEV_ID6 Extended XDEV_ID7 Extended XDEV_ID8 Extended XDEV_ID9 Extended XDEV_ID1 Extended XDEV_ID2 Extended XDEV_ID3 Extended XDEV_ID1 Extended XDEV_ID2 Extended XDEV_ID3 Extended XDEV_ID4 Extended XDEV_ID5 Extended XDEV_ID1 Extended XDEV_ID2 Extended XDEV_ID3 Extended XDEV_ID4 Extended XDEV_ID5 Extended	VRECT_OVP VRECT Over-Voltage detection Threshold related VRECT_OVP VRECT Over-Voltage detection Threshold (Adjuince of the content of the c	VNTC_OTP VRECT_OVP VRECT Over-Voltage detection Threshold (Adjustable OVP-C IRECT_OCP IRECT_OCP IRECT_OVER-Current detection Threshold IRECT_OVER_CURRENT detect	VNTC_OTP

DS13131 - Rev 1 page 20/33



Register Address	Register name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
0x00F6	GPIO6_FS		GPIO6 (INT pin) Function Selector								
0x0150	VDEOT ADOT		VRECT voltage ADC reading (in mV)								
0x0151	VRECT_ADC [†]										
0x0152	VOLT ADOT		VOLIT III ADO III (I NI)								
0x0153	VOUT_ADC [†]		VOUT voltage ADC reading (in mV)								
0x0154	IDECT ADOT	IDECT oursest ADC reading (in mA)									
0x0155	IRECT_ADC [†]		IRECT current ADC reading (in mA)								
0x0158	TDEOT ADOT			Postifier To	mporaturo ao	ager ADC rea	ding (in °C)				
0x0159	TRECT_ADC [†]		Rectifier Temperature sensor ADC reading (in °C)								
0x015A	TLD ADOT		Mair	a Linear Degu	latar Tampara	turo concer A	DC roading (i	~ °C\			
0x015B	TLR_ADC [†]		iviaii	Main Linear Regulator Temperature sensor ADC reading (in °C)							
0x015E	VALTO ADOT			External	JTC nin Voltag	no ADC roadi	ng (in m\/)				
0x015F	VNTC_ADC [†]			External	NTC pin Voltag	Je ADO Teauli	ilg (III IIIV)				

DS13131 - Rev 1 page 21/33



6 Application information

This chapter is aimed to provide some application hints. The reference schematic, the PCB layout guidelines, the minimum components to properly run the application and other aspects.

6.1 Reference schematic

Figure 14 shows the typical application schematic for the STWLC68. The values reported in Table 7 and Table 8 refer to typical Wireless Power Receiver applications capable of an output power of 2.5 W and 5W respectively.




Figure 14. STWLC68 basic schematic diagram

Table 7. Typical components list for a 2.5 W application

Componen t	Value	Manufacturer	Part Number	Notes
L1	11.8 µH	Wurth	760308101219	Receiving coil (Ls)
C1, C2, C3	47nF/50V	Murata	GRM155R71H473KE14D	Series resonant capacitor (Cs)
C4	100nF/50V	Murata	GCM155R71H104KE02D	Series resonant capacitor (Cs)
C5	1.8nF/50V	Murata	GRM155R71H182JA01D	Detection capacitor (Cd)
C8, C11	47nF/50V	Murata	GRM155R71H473KE14D	Rectifier bootstrap capacitors
C12	4n7/50V	Murata	GCM155R71H472KA37D	Main LR bootstrap capacitor
C6, C9	22nF/50V	Murata	GRM155R71H223KA12D	ASK modulation capacitors
C7, C10	47nF/50V	Murata	GRM155R71H473KE14D	Auxiliary ASK modulation capacitors

DS13131 - Rev 1 page 22/33



Componen t	Value	Manufacturer	Part Number	Notes
C13, C14	2.2µF/25V	Murata	GRM155R61E225KE11D	V1V8 and V5V0 filtering capacitors
C15, C16, C17	10μF/25V	Murata	GRM188R61E106MA73D	VRECT filtering capacitor
C18, C19, C20	10μF/25V	Murata	GRM188R61E106MA73D	OUT filtering capacitor
D1, D2	12V TVS	NXP	PESD12VS1UL	ESD protection diodes
D3		Rohm	SML-P12VTT86R	Red LED (output on)
R1	100R	TE Connectivity	CRGP0603F100R	OVP clamping resistor (RCL)
R2	470R			
R3, R4, R5	47k			INT and I2C bus lines pull-up resistors
R6	5k1 1%			NTC pin high-side resistor
R7	10k 3%	Murata	NCU18XH103E60RB	NTC resistor (coil temperature sensor)

Table 8. Typical components list for a 5 W application

Componen t	Value	Manufacturer	Part Number	Notes
L1	8 μΗ	Wurth	760308102207	Receiving coil (Ls)
C1, C2, C3, C4	100nF/50V	Murata	GCM155R71H104KE02D	Series resonant capacitor (Cs)
C5	3.9nF/50V	Murata	GRM155R71H392KA01D	Detection capacitor (Cd)
C8, C11	47nF/50V	Murata	GRM155R71H473KE14D	Rectifier bootstrap capacitors
C12	4n7/50V	Murata	GCM155R71H472KA37D	Main LR bootstrap capacitor
C6, C9	22nF/50V	Murata	GRM155R71H223KA12D	ASK modulation capacitors
C7, C10	22nF/50V	Murata	GRM155R71H223KA12D	Auxiliary ASK modulation capacitors
C13, C14	2.2µF/25V	Murata	GRM155R61E225KE11D	V1V8 and V5V0 filtering capacitors
C15, C16, C17	10μF/25V	Murata	GRM188R61E106MA73D	VRECT filtering capacitor
C18, C19, C20	10μF/25V	Murata	GRM188R61E106MA73D	OUT filtering capacitor
D1, D2	16V TVS	Littelfuse	SMAJ16A	ESD protection diodes
D3		Rohm	SML-P12VTT86R	Red LED (output on)
R1	100R	TE Connectivity	CRGP0603F100R	OVP clamping resistor (RCL)
R2	470R			
R3, R4, R5	47k			INT and I2C bus lines pull-up resistors
R6	5k1 1%			NTC pin high-side resistor
R7	10k 3%	Murata	NCU18XH103E60RB	NTC resistor (coil temperature sensor)

Note: All the above components refer to a typical application. Operation of the device in the application may be limited by the choice of these external components (voltage ratings, current and power dissipation capability, etc.).

DS13131 - Rev 1 page 23/33



The basic application schematic is relatively simple, since STWLC68 does not require many external parts to operate. Anyway, there are different aspects that must be carefully considered to properly design a customized application. In most of cases the main constrains are the limited PCB size/room and tickness, that unavoidably lead to crowded solutions with far-from-optimal electrical and thermal performance.

6.2 External components selection

RX series resonant circuit components

The design of the receiving series resonant circuit, namely the receiving coil (Ls), the resonant capacitor (Cs) and the detection capacitor (Cd), is out of the scope of this document. In principle the resonant capacitor and the detection capacitor are easily calculated via simple equations involving standardized (Section 6.4 [1],[2]) or customized resonance frequencies. The receiving coil is certainly the bulkiest and most critical component and it will be assumed mechanically and electrically defined for the target application. A coil showing a high quality factor is synonym of good power transfer performance.

Being essential part of the series resonant circuit, both Cs and Cd should show excellent quality factor, relatively high RMS current capability and superior capacitance stability in the frequency range of interest. Thanks to their inner structure, Multi-Layer Ceramic capacitors (MLCCs) are inherently good devices in terms of RMS current capability and quality factor. Capacitance tolerance and stability strongly depend on the dielectric type: NP0, that shows good characteristics, is unfortunately not suitable for compact applications, since typical values in the order of hundreds of nano-Farads are not available in small packages.

Therefore, other dielectric types (like X5R, X7R and similar), are used to achieve higher capacitance per volume at the cost of lower accuracy and undesired dependencies (e.g. DC-biasing, temperature, etc.). In practice, the most critical Cs usually consists of few smaller, low-profile and X5R/X7R dielectric-type capacitors in parallel. The parallel connection also helps in increasing the RMS current capability and in mitigating the effect of capacitance tolerance due to production spread. The voltage rating for these capacitors is usually maximized to take into account the voltage developed in proximity of resonance: 50V-rated capacitors are generally a good choice.

ASK modulation capacitors

The capacitors at the COMM1/COMM2 pins are connected to the AC1-AC2 terminals through controlled switches (ASK modulator): the de-tuning effect of closing these switches results in an amplitude modulation detected by the transmitter and also visible at the rectified voltage. Positive or negative modulation may occur, depending on the operating frequency and other factors. The ASK modulation index clearly depends on the capacitance value of these capacitors, whose value has to be adjusted in case of heavy negative modulation at VRECT (that is generally undesirable). The same considerations made above for the resonant capacitors is also applicable here, where capacitance tolerance is less critical: X5R dielectric-type are a good choice and an initial value of 47 nF is typically doing the job. CLAMP1 and CLAMP2 pins are basically a replica of COMM1 and COMM2: their function is providing a deeper ASK modulation under particular operating conditions and their activity can be controlled runtime.

VRECT over-voltage clamping resistor

The voltage at the VRECT pin is primarily dictated by the transmitter, whose operating point is linked to the feedback information received via ASK modulation. Unexpected conditions, however, may increase the VRECT voltage to dangerous values (proximity to AMR levels). A sudden change in relative alignment between the transmitting and receiving coils, for example, could result in a dramatic change in coupling factor and, in turn, in a fast-rising voltage. Since the reaction of the transmitter is relatively slow, the STWLC68 protects itself by closing the switch internally connected to the IEXT pin. This switch is externally connected to VRECT via a resistor (R_{CL}) to implement an active clamper. The value of R_{CL} is selected so that most of the power dissipation takes place in it during the clamping action, rather than inside the chip. Special resistors (surge resistors) capable of withstanding higher energy pulses are recommended.

DS13131 - Rev 1 page 24/33



ESD protection diodes

Since the receiving coil is an easy entry point for ESD (relatively large area with remarkable capacitive coupling), a good application design should consider protections for the most exposed pins: AC1 and AC2. Uni-directional Transient Voltage Suppression (TVS) diodes at both pins is the right choice. ESDs have essentially a common-mode nature and, although the receiving coil has low DC-resistance, its AC impedance may appear quite high to fast voltage spikes: independent clamping at AC1 and AC2 pins is thus madatory. The knee-voltage of the TVS diodes should be selected considering the maximum VRECT voltage plus some margin to avoid non-negligible leakage current at higher temperature, while their energy dissipation capability should be maximized considering the size of the package.

Coil thermal protection

Maximizing the power transfer is often desirable, but not always possible in all operating conditions: applications in which the wireless power receiver has poor power dissipation capability and/or the power loss in the receiving coil is relevant (e.g. very tiny and slim coils with relatively high DC-resistance) may require some thermal protection. This feature is easily implemented with STWLC68 thanks to its NTC pin. A channel of the internal ADC is routed to the NTC pin, allowing the user to read the voltage across an external NTC thermistor.




Figure 15. External NTC thermistor connection

Defining a protection threshold is clearly possible by setting the internal registers of STWLC68. The voltage at the NTC pin is sampled, converted and compared to the threshold every millisecond: if an over-temperature occurs and the corresponding interrupt is enabled, the INT pin goes low. Additionally, one of the following actions (or both) may take place according to the selected option.

- 1. Main LDO linear regulator output disconnection;
- 2. End-of-Power-Transfer packet transmission

The value of the NTC thermistor and the high-side resistor (R6 in Figure 15) are not critical. An example for R6 and R7 is shown in Table 7: with these parts the 0.6 V threshold at the NTC pin is crossed at about 65°C.

6.3 PCB routing guidelines

- Auxiliary 1V8 and 5V0 LDO filtering capacitors should be placed as close as possible to the STWLC68.
 Connection traces should be short and placed in top layer. Capacitors ground can be connected directly into GND plane.
- 2. C_{RECT} and C_{OUT} capacitors should be placed close to STWLC68 with higher priority than R_{CL} resistor
- 3. Power traces (AC1, AC2, VRECT, VOUT) should be kept wide enough to sustain high current. Duplicating these traces in inner layers is advisable wherever possible.
- 4. AC1 and AC2 tracks should be routed closely to minimize the area of the resulting loop antenna.
- 5. Thermal performance and grounding should be always optimized by preserving bottom layer (usually assigned to ground) integrity.

DS13131 - Rev 1 page 25/33



6.4 References

- 1. The Qi Wireless Power Transfer System; Power Class 0 Specification; Version 1.2.2
- 2. PMA Inductive Wireless Power Transfer Receiver Specification System Release 1

DS13131 - Rev 1 page 26/33





7 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

7.1 WLCSP72 package information

Figure 16. WLCSP72 3.265x3.674x0.6 0.4 Pitch 0.25 Ball package outline








DS13131 - Rev 1 page 27/33



Table 9. WLCSP72 3.265x3.674x0.6 0.4 Pitch 0.25 Ball mechanical data

Ref -	Data range (mm)					
Kei	Min	Тур	Max			
Α	0.522	0.548	0.574			
A1	0.182	0.198	0.214			
A2	0.305	0.325	0.345			
A3	0.022	0.025	0.028			
b	0.245	0.270	0.295			
D	3.245	3.265	3.285			
D1		2.80				
Е	3.654	3.674	3.694			
E1		3.20				
е		0.400				
SE		0.400				
SD		0.200				
fD		0.247				
fE		0.252				
ccc		0.06				

Figure 17. Recommended footprint



DS13131 - Rev 1 page 28/33



Revision history

Table 10. Document revision history

Date	Version	Changes
22-Jan-2020	1	Initial release.

DS13131 - Rev 1 page 29/33



Contents

1	Intro	duction	2
2	Bloc	k diagram	3
3	Devi	ce pinout	4
4	Elect	trical and thermal specifications	6
	4.1	Absolute maximum ratings	6
	4.2	Thermal characteristics	6
	4.3	Electrical characteristics	7
	4.4	Recommended operating conditions	9
5	Devi	ce description	.10
	5.1	Chip reset pin.	. 10
	5.2	Synchronous rectifier	. 10
	5.3	Main linear regulator	. 10
	5.4	ASK communication	. 10
	5.5	Protections	. 10
	5.6	GPIOx and INTB pins	. 11
	5.7	Wireless power interface	. 12
	5.8	I2C interface	. 13
	5.9	Register map	. 17
6	Appl	ication information	.22
	6.1	Reference schematic	. 22
	6.2	External components selection	. 24
	6.3	PCB routing guidelines	. 25
	6.4	References	. 25
7	Pack	age information	.27
	7.1	WLCSP72 package information	. 27
Rev	ision	history	.29
Con	itents		.30
List	of tab	oles	.31
List	of fig	ures	.32



List of tables

Table 1.	Pin description	4
Table 2.	Absolute maximum ratings	6
Table 3.	Thermal characteristics	7
Table 4.	Electrical characteristics	7
Table 5.	List of selectable functions for GPIOx pins	12
Table 6.	Registers map	17
Table 7.	Typical components list for a 2.5 W application	22
Table 8.	Typical components list for a 5 W application	23
Table 9.	WLCSP72 3.265x3.674x0.6 0.4 Pitch 0.25 Ball mechanical data	28
Table 10	Document revision history	20

DS13131 - Rev 1



List of figures

-igure 1.	Simplified block diagram	. 3
Figure 2.	Pin assignment (through top view)	. 4
Figure 3.	Power transfer phases for Baseline Power Profile	13
Figure 4.	I ² C timing reference	14
Figure 5.	Data validity on the I ² C bus	14
Figure 6.	Start and Stop Condition on the I ² C Bus	15
Figure 7.	Byte transfer	15
Figure 8.	Acknowledge on the I ² C bus	15
Figure 9.	Interface protocol	16
Figure 10.	Writing to a single register	16
Figure 11.	Writing to multiple registers	16
Figure 12.	Reading from a single register	
Figure 13.	Reading from multiple registers	
Figure 14.	STWLC68 basic schematic diagram	
Figure 15.	External NTC thermistor connection	
Figure 16.	WLCSP72 3.265x3.674x0.6 0.4 Pitch 0.25 Ball package outline	
Figure 17.	Recommended footprint	28



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS13131 - Rev 1 page 33/33