



## N-channel 600 V, 0.600 $\Omega$ typ., 5.5 A MDmesh™ M2 EP Power MOSFET in a PowerFLAT™ 5x6 HV package

### Features


**PowerFLAT™ 5x6 HV**


| Order code   | $V_{DS}$ | $R_{DS(on)}$ max. | $I_D$ |
|--------------|----------|-------------------|-------|
| STL1N60M2-EP | 600 V    | 0.654 $\Omega$    | 5.5 A |

- Extremely low gate charge
- Excellent output capacitance ( $C_{oss}$ ) profile
- Very low turn-off switching losses
- 100% avalanche tested
- Zener-protected

### Applications

- Switching applications

### Description

This device is an N-channel Power MOSFET developed using MDmesh™ M2 enhanced performance (EP) technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance, optimized switching characteristics with very low turn-off switching losses, rendering it suitable for the most demanding very high frequency converters.

| Product status    |                   |
|-------------------|-------------------|
| STL1N60M2-EP      |                   |
| Product summary   |                   |
| <b>Order code</b> |                   |
| <b>Marking</b>    | 11N60M2E          |
| <b>Package</b>    | PowerFLAT™ 5x6 HV |
| <b>Packing</b>    | Tape and reel     |

## 1 Electrical ratings

**Table 1. Absolute maximum ratings**

| Symbol         | Parameter   | Value       | Unit             |
|----------------|---|-------------|------------------|
| $V_{GS}$       | Gate-source voltage                                     | $\pm 25$    | V                |
| $I_D$          | Drain current (continuous) at $T_C = 25^\circ\text{C}$  | 5.5         | A                |
| $I_D$          | Drain current (continuous) at $T_C = 100^\circ\text{C}$ | 3.5         | A                |
| $I_{DM}^{(1)}$ | Drain current (pulsed)                                  | 22          | A                |
| $P_{TOT}$      | Total dissipation at $T_C = 25^\circ\text{C}$           | 48          | W                |
| $dv/dt^{(2)}$  | Peak diode recovery voltage slope                       | 15          | V/ns             |
| $dv/dt^{(3)}$  | MOSFET dv/dt ruggedness                                 | 50          | V/ns             |
| $T_{stg}$      | Storage temperature range                               | - 55 to 150 | $^\circ\text{C}$ |
| $T_j$          | Operating junction temperature range                    |             |                  |

1. Pulse width limited by safe operating area.
2.  $I_{SD} \leq 5.5 \text{ A}$ ,  $di/dt \leq 400 \text{ A}/\mu\text{s}$ ;  $V_{DS \text{ peak}} < V_{(BR)DSS}$ ,  $V_{DD} = 400 \text{ V}$ .
3.  $V_{DS} \leq 480 \text{ V}$

**Table 2. Thermal data**

| Symbol              | Parameter                        | Value | Unit                      |
|---------------------|----------------------------------|-------|---------------------------|
| $R_{thj-case}$      | Thermal resistance junction-case | 2.6   | $^\circ\text{C}/\text{W}$ |
| $R_{thj-pcb}^{(1)}$ | Thermal resistance junction-pcb  | 59    | $^\circ\text{C}/\text{W}$ |

1. When mounted on FR-4 board of 1 inch<sup>2</sup>, 2 oz Cu

**Table 3. Avalanche characteristics**

| Symbol   | Parameter  | Value | Unit |
|----------|--|-------|------|
| $I_{AR}$ | Avalanche current, repetitive or not repetitive<br>(pulse width limited by $T_{jmax}$ )                          | 2.4   | A    |
| $E_{AS}$ | Single pulse avalanche energy<br>(starting $T_j = 25^\circ\text{C}$ , $I_D = I_{AR}$ ; $V_{DD} = 50 \text{ V}$ ) | 115   | mJ   |

## 2 Electrical characteristics

$T_C = 25^\circ\text{C}$  unless otherwise specified

**Table 4. On/off states**

| Symbol                      | Parameter                         | Test conditions  | Min. | Typ.  | Max.     | Unit          |
|-----------------------------|-----------------------------------|--|------|-------|----------|---------------|
| $V_{(\text{BR})\text{DSS}}$ | Drain-source breakdown voltage    | $V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$   | 600  |       |          | V             |
| $I_{\text{DSS}}$            | Zero gate voltage drain current   | $V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$   |      |       | 1        | $\mu\text{A}$ |
|                             |                                   | $V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}, T_C = 125^\circ\text{C}$ <sup>(1)</sup> |      |       | 100      | $\mu\text{A}$ |
| $I_{GSS}$                   | Gate-body leakage current         | $V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$                                      |      |       | $\pm 10$ | $\mu\text{A}$ |
| $V_{GS(\text{th})}$         | Gate threshold voltage            | $V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$   | 3.25 | 4     | 4.75     | V             |
| $R_{DS(\text{on})}$         | Static drain-source on-resistance | $V_{GS} = 10 \text{ V}, I_D = 2.5 \text{ A}$   |      | 0.600 | 0.654    | $\Omega$      |

1. Defined by design, not subject to production test.

**Table 5. Dynamic**

| Symbol                      | Parameter                     | Test conditions  | Min. | Typ. | Max. | Unit     |
|-----------------------------|-------------------------------|--|------|------|------|----------|
| $C_{iss}$                   | Input capacitance             | $V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$  | -    | 390  | -    | pF       |
| $C_{oss}$                   | Output capacitance            |  | -    | 22   | -    | pF       |
| $C_{rss}$                   | Reverse transfer capacitance  |  | -    | 0.7  | -    | pF       |
| $C_{oss \text{ eq.}}^{(1)}$ | Equivalent output capacitance | $V_{DS} = 0 \text{ to } 480 \text{ V}, V_{GS} = 0 \text{ V}$   | -    | 49   | -    | pF       |
| $R_G$                       | Intrinsic gate resistance     | $f = 1 \text{ MHz}, I_D = 0 \text{ A}$   | -    | 9    | -    | $\Omega$ |
| $Q_g$                       | Total gate charge             | $V_{DD} = 480 \text{ V}, I_D = 7.5 \text{ A}, V_{GS} = 0 \text{ to } 10 \text{ V}$<br>(see Figure 15. Test circuit for gate charge behavior) | -    | 12.4 | -    | nC       |
| $Q_{gs}$                    | Gate-source charge            |  | -    | 2.1  | -    | nC       |
| $Q_{gd}$                    | Gate-drain charge             |  | -    | 6    | -    | nC       |

1.  $C_{oss \text{ eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$

**Table 6. Switching energy**

| Symbol             | Parameter  | Test conditions  | Min. | Typ. | Max. | Unit          |
|--------------------|--|--|------|------|------|---------------|
| $E_{(\text{off})}$ | Turn-off energy (from 90% $V_{GS}$ to 0% $I_D$ ) | $V_{DD} = 400 \text{ V}, I_D = 1 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ | -    | 2.5  | -    | $\mu\text{J}$ |
|                    |  | $V_{DD} = 400 \text{ V}, I_D = 3 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ | -    | 9    | -    | $\mu\text{J}$ |

**Table 7. Switching times**




| Symbol       | Parameter           | Test conditions  | Min. | Typ. | Max. | Unit |
|--------------|---------------------|--|------|------|------|------|
| $t_{d(on)}$  | Turn-on delay time  | $V_{DD} = 300 \text{ V}$ , $I_D = 3.75 \text{ A}$ ,<br>$R_G = 4.7 \Omega$ , $V_{GS} = 10 \text{ V}$<br>(see Figure 14. Test circuit for resistive load switching times and Figure 19. Switching time waveform) | -    | 9    | -    | ns   |
| $t_r$        | Rise time           |  | -    | 5.5  | -    | ns   |
| $t_{d(off)}$ | Turn-off-delay time |  | -    | 26   | -    | ns   |
| $t_f$        | Fall time           |  | -    | 8    | -    | ns   |







**Table 8. Source drain diode**

| Symbol          | Parameter                     | Test conditions   | Min. | Typ. | Max. | Unit          |
|-----------------|-------------------------------|---|------|------|------|---------------|
| $I_{SD}$        | Source-drain current          |   | -    |      | 5.5  | A             |
| $I_{SDM}^{(1)}$ | Source-drain current (pulsed) |   | -    |      | 22   | A             |
| $V_{SD}^{(2)}$  | Forward on voltage            | $V_{GS} = 0 \text{ V}$ , $I_{SD} = 5.5 \text{ A}$   | -    |      | 1.6  | V             |
| $t_{rr}$        | Reverse recovery time         | $I_{SD} = 7.5 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ ,<br>$V_{DD} = 60 \text{ V}$<br>(see Figure 16. Test circuit for inductive load switching and diode recovery times)                                | -    | 192  |      | ns            |
| $Q_{rr}$        | Reverse recovery charge       |   | -    | 1.32 |      | $\mu\text{C}$ |
| $I_{RRM}$       | Reverse recovery current      |   | -    | 13.8 |      | A             |
| $t_{rr}$        | Reverse recovery time         | $I_{SD} = 7.5 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ ,<br>$V_{DD} = 60 \text{ V}$ ,<br>$T_j = 150^\circ\text{C}$<br>(see Figure 16. Test circuit for inductive load switching and diode recovery times) | -    | 262  |      | ns            |
| $Q_{rr}$        | Reverse recovery charge       |   | -    | 1.74 |      | $\mu\text{C}$ |
| $I_{RRM}$       | Reverse recovery current      |   | -    | 13.3 |      | A             |


1. Pulse width is limited by safe operating area
2. Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%

## 2.1 Electrical characteristics (curves)



**Figure 7. Capacitance variations**

**Figure 8. Turn-off switching energy vs drain current**

**Figure 9. Normalized gate threshold voltage vs temperature**

**Figure 10. Normalized on-resistance vs temperature**

**Figure 11. Normalized V\_(BR)DSS vs temperature**

**Figure 12. Output capacitance stored energy**



**Figure 13. Source-drain diode forward characteristics**



### 3


## Test circuits

**Figure 14.** Test circuit for resistive load switching times




AM01468v1

**Figure 15.** Test circuit for gate charge behavior




AM01469v1

**Figure 16.** Test circuit for inductive load switching and diode recovery times




AM01470v1

**Figure 17.** Unclamped inductive load test circuit




AM01471v1

**Figure 18.** Unclamped inductive waveform



AM01472v1

**Figure 19.** Switching time waveform



AM01473v1


**4**

## Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

## 4.1 PowerFLAT™ 5x6 HV package information


Figure 20. PowerFLAT™ 5x6 HV package outline



8368143\_Rev\_3

**Table 9.** PowerFLAT™ 5x6 HV mechanical data


| Dim. | mm   |      |      |
|------|------|------|------|
|      | Min. | Typ. | Max. |
| A    | 0.80 |      | 1.00 |
| A1   | 0.02 |      | 0.05 |
| A2   |      | 0.25 |      |
| b    | 0.30 |      | 0.50 |
| C    | 5.8  | 6    | 6.1  |
| D    | 5.10 | 5.20 | 5.30 |
| E    | 6.05 | 6.15 | 6.25 |
| E2   | 3.10 | 3.20 | 3.30 |
| D2   | 4.30 | 4.40 | 4.50 |
| D4   | 4.8  | 5    | 5.1  |
| e    |      | 1.27 |      |
| L    | 0.50 | 0.55 | 0.60 |
| K    | 1.90 | 2.00 | 2.10 |

**Figure 21.** PowerFLAT™ 5x6 HV recommended footprint (dimensions are in mm)

8368143\_Rev\_3\_footprint

## 4.2 PowerFLAT™ 5x6 packaging information

**Figure 22. PowerFLAT™ 5x6 tape (dimensions are in mm)**



SECTION Y-Y

|       |                 |
|-------|-----------------|
| $A_o$ | $6.30 \pm 0.1$  |
| $B_o$ | $5.30 \pm 0.1$  |
| $K_o$ | $1.20 \pm 0.1$  |
| $F$   | $5.50 \pm 0.1$  |
| $P_1$ | $8.00 \pm 0.1$  |
| $W$   | $12.00 \pm 0.3$ |

(I) Measured from centreline of sprocket hole to centreline of pocket.

Base and bulk quantity 3000 pcs  
All dimensions are in millimeters

(II) Cumulative tolerance of 10 sprocket holes is  $\pm 0.20$ .

(III) Measured from centreline of sprocket hole to centreline of pocket

8234350\_Tape\_rev\_C

**Figure 23. PowerFLAT™ 5x6 package orientation in carrier tape**





Figure 24. PowerFLAT™ 5x6 reel



8234350\_Reel\_rev\_C

## Revision history

**Table 10. Document revision history**

| Date        | Revision | Changes   |
|-------------|----------|---|
| 12-Apr-2016 | 1        | First release.  |
| 03-Mar-2018 | 2        | Removed maturity status indication from cover page.<br>The document status is production data.<br>Updated <i>Section 1 Electrical ratings</i> , <i>Section 2 Electrical characteristics</i> and <i>Section 2.1 Electrical characteristics curves</i> .<br>Minor text changes. |
| 26-Apr-2018 | 3        | Modified <a href="#">Table 1. Absolute maximum ratings</a> , <a href="#">Table 5. Dynamic</a> and <a href="#">Table 8. Source drain diode</a> .<br>Modified <a href="#">Figure 1. Safe operating area</a> .<br>Minor text changes.  |

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved