


32-bit Power Architecture® microcontroller for automotive ASIL-D applications

Datasheet - production data



Features



- AEC-Q100 qualified
- 32-bit Power Architecture VLE compliant CPU cores:
 - Three main CPUs, dual issue, 32-bit CPU core complexes (e200z4), two of them having one checker core in lock-step
 - Floating Point, End-to-End Error Correction
- 6576 KB (6288 KB code flash + 288 KB data flash) on-chip flash memory:
 - supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
 - Supports read while read between the two code Flash partitions.
- 608 KB on-chip general-purpose SRAM (in addition to 160 KB core local data RAM)
- 96-channel direct memory access controller (eDMA)
- Comprehensive new generation ASIL-D safety concept:
 - ASIL-D of ISO 26262
 - FCCU for collection and reaction to failure notifications
 - Memory Error Management Unit (MEMU) for collection and reporting of error events in memories
 - Cyclic redundancy check (CRC) unit
- Dual-channel FlexRay controller
- Hardware Security Module (HSM)

- Junction temperature range -40 °C to 165 °C
- GTM 343 - Generic Timer Module:
 - Intelligent complex timer module
 - 144 channels (40 input and 104 output)
 - 5 programmable fine grain multi-threaded cores
 - 24-bit wide channels
- Enhanced analog-to-digital converter system with:
 - 1 supervisor 12-bit SAR analog converter
 - 4 separate fast 12-bit SAR analog converters
 - 3 separate 10-bit SAR analog converters, one with STDBY mode support
 - 6 separate 16-bit Sigma-Delta analog converters
- Communication interfaces:
 - 18 LINFlexD modules
 - 10 deserial serial peripheral interface (DSPI) modules
 - 8 MCAN interfaces with advanced shared memory scheme and ISO CAN-FD support, one supporting time-triggered controller area network (TTCAN)
- Two Ethernet controller 10/100 Mbps, compliant IEEE 802.3-2008
- Flexible Power Supply options:
 - External Regulators (1.2 V core, 3.3 V–5 V IO)
 - Single internal SMPS regulator (eLQFP176)
 - Single internal Linear Regulator with external ballast (FPBGA292)
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard
- Boot assist Flash (BAF) supports factory programming using a serial bootload through the asynchronous CAN or LIN/UART

Table 1. Device summary

Package	Part number			
	4 MB		6 MB	
	Dual core	Triple core	Dual core	Triple core
eLQFP176	SPC58EE80E7	SPC58NE80E7	SPC58EE84E7	SPC58NE84E7
FPBGA292	SPC58EE80C3	SPC58NE80C3	SPC58EE84C3	SPC58NE84C3
KGD	—	—	—	SPC58NE84H0

Table of contents

1	Introduction	10
1.1	Document overview	10
1.2	Description	10
1.3	Device feature summary	10
1.4	Block diagram	12
1.5	Features	15
2	Package pinouts, pad characteristics, and signal descriptions	17
2.1	Pad dimensions/ KGD coordinates	17
3	Electrical characteristics	18
3.1	Introduction	18
3.2	Absolute maximum ratings	19
3.3	Operating conditions	22
3.3.1	Power domains and power up/down sequencing	24
3.4	Electrostatic discharge (ESD)	26
3.5	Electromagnetic emission characteristics	27
3.6	Temperature profile	28
3.7	Device consumption	29
3.8	I/O pad specification	32
3.8.1	I/O input DC characteristics	32
3.8.2	I/O output DC characteristics	35
3.8.3	I/O pad current specifications	41
3.9	Reset pad (PORST, ESR0) electrical characteristics	44
3.10	PLLs	47
3.10.1	PLL0	47
3.10.2	PLL1	49
3.11	Oscillators	50
3.11.1	Crystal oscillator 40 MHz	50
3.11.2	Crystal Oscillator 32 kHz	51
3.11.3	RC oscillator 16 MHz	51
3.11.4	Low power RC oscillator	53

3.12	ADC system	54
3.12.1	ADC input description	54
3.12.2	SAR ADC 12 bit electrical specification	55
3.12.3	SAR ADC 10 bit electrical specification	59
3.12.4	S/D ADC electrical specification	62
3.13	Temperature Sensor	71
3.14	LFAST pad electrical characteristics	72
3.14.1	LFAST interface timing diagrams	72
3.14.2	LFAST and MSC/DSPI LVDS interface electrical characteristics	73
3.14.3	LFAST PLL electrical characteristics	77
3.15	Aurora LVDS electrical characteristics	79
3.16	Power management	80
3.16.1	Power management integration	80
3.16.2	Voltage regulators	87
3.16.3	Voltage monitors	89
3.17	Flash memory	92
3.18	AC Specifications	96
3.18.1	Debug and calibration interface timing	96
3.18.2	DSPI timing with CMOS and LVDS pads	104
3.18.3	Ethernet timing	120
3.18.4	FlexRay timing	126
3.18.5	PSI5 timing	129
3.18.6	CAN timing	130
3.18.7	UART timing	130
3.18.8	I2C timing	131
4	Package information	133
4.1	eLQFP176 package information	134
4.2	FPBGA292 package information	136
4.3	Package thermal characteristics	138
4.3.1	LQFP176	138
4.3.2	BGA292	138
4.3.3	General notes for specifications at maximum junction temperature	139
5	Ordering information	142

6	Revision history	145
---	------------------------	-----

List of tables

Table 1.	Device summary	2
Table 2.	SPC58xEx feature summary	10
Table 3.	Parameter classifications	18
Table 4.	Absolute maximum ratings	19
Table 5.	Operating conditions	22
Table 6.	PRAM wait states configuration	24
Table 7.	Device supply relation during power-up/power-down sequence.	25
Table 8.	ESD ratings,	26
Table 9.	Device consumption	29
Table 10.	I/O pad specification descriptions	32
Table 11.	I/O input electrical characteristics	33
Table 12.	I/O pull-up/pull-down electrical characteristics	35
Table 13.	WEAK/SLOW I/O output characteristics.	36
Table 14.	MEDIUM I/O output characteristics	37
Table 15.	STRONG/FAST I/O output characteristics	38
Table 16.	VERY STRONG/VERY FAST I/O output characteristics	39
Table 17.	I/O consumption	41
Table 18.	Reset PAD electrical characteristics	45
Table 19.	Reset Pad state during power-up and reset	46
Table 20.	PLL0 electrical characteristics	47
Table 21.	PLL1 electrical characteristics	49
Table 22.	External 40 MHz oscillator electrical specifications	50
Table 23.	32 kHz External Slow Oscillator electrical specifications	51
Table 24.	Internal RC oscillator electrical specifications.	52
Table 25.	1024 kHz internal RC oscillator electrical characteristics	53
Table 26.	ADC pin specification'	54
Table 27.	SARn ADC electrical specification	55
Table 28.	ADC-Comparator electrical specification	59
Table 29.	SDn ADC electrical specification	62
Table 30.	Temperature sensor electrical characteristics	71
Table 31.	LVDS pad startup and receiver electrical characteristics,	73
Table 32.	LFAST transmitter electrical characteristics,,	75
Table 33.	MSC/DSPI LVDS transmitter electrical characteristics , ,	76
Table 34.	MSC LVDS transmitter electrical characteristics for LFAST pads.	76
Table 35.	LFAST PLL electrical characteristics	77
Table 36.	Aurora LVDS electrical characteristics,	79
Table 37.	Power management regulators.	80
Table 38.	External components integration	84
Table 39.	Linear regulator specifications	87
Table 40.	Auxiliary regulator specifications	87
Table 41.	Clamp regulator specifications	88
Table 42.	Standby regulator specifications.	88
Table 43.	SMPS Regulator specifications	88
Table 44.	Voltage monitor electrical characteristics	89
Table 45.	Wait State configuration	92
Table 46.	Flash memory program and erase specifications	92
Table 47.	Flash memory Life Specification.	95
Table 48.	JTAG pin AC electrical characteristics.	96

Table 49.	Nexus debug port timing	99
Table 50.	Aurora LVDS interface timing specifications	102
Table 51.	Aurora debug port timing	102
Table 52.	External interrupt timing	103
Table 53.	DSPI channel frequency support	105
Table 54.	DSPI CMOS master classic timing (full duplex and output only) — MTFE = 0, CPHA = 0 or 1	105
Table 55.	DSPI CMOS master modified timing (full duplex and output only) — MTFE = 1, CPHA = 0 or 1	109
Table 56.	DSPI LVDS master timing — full duplex — modified transfer format (MTFE = 1), CPHA = 0 or 1	113
Table 57.	DSPI LVDS master timing — output only — timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock,	116
Table 58.	DSPI CMOS master timing — output only — timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock	117
Table 59.	DSPI CMOS slave timing — full duplex — normal and modified transfer formats (MTFE = 0/1)	118
Table 60.	MII receive signal timing	120
Table 61.	MII transmit signal timing	121
Table 62.	MII async inputs signal timing	122
Table 63.	MII serial management channel timing	123
Table 64.	RMII serial management channel timing	124
Table 65.	RMII receive signal timing	125
Table 66.	RMII transmit signal timing	125
Table 67.	TxEN output characteristics	126
Table 68.	TxD output characteristics	128
Table 69.	RxD input characteristics	129
Table 70.	PSI5 timing	130
Table 71.	CAN timing	130
Table 72.	UART frequency support	131
Table 73.	I2C input timing specifications — SCL and SDA	131
Table 74.	I2C output timing specifications — SCL and SDA''	132
Table 75.	Package case numbers	133
Table 76.	eLQFP176 package mechanical data	135
Table 77.	FPBGA292 package mechanical data	137
Table 78.	Thermal characteristics for 176 exposed pad LQFP package	138
Table 79.	Thermal characteristics for 292-pin BGA	138
Table 80.	Code Flash options	142
Table 81.	RAM options	143
Table 82.	Document revision history	145

List of figures

Figure 1.	Block diagram	13
Figure 2.	Periphery allocation	14
Figure 3.	I/O input electrical characteristics	33
Figure 4.	I/O output DC electrical characteristics definition	36
Figure 5.	Startup Reset requirements	44
Figure 6.	Noise filtering on reset signal	45
Figure 7.	PLLs integration	47
Figure 8.	Input equivalent circuit (Fast SARn and SARB channels)	54
Figure 9.	LFAST and MSC/DSPI LVDS timing definition	72
Figure 10.	Power-down exit time	73
Figure 11.	Rise/fall time	73
Figure 12.	LVDS pad external load diagram	77
Figure 13.	External regulator mode	81
Figure 14.	Internal regulator with external ballast mode	82
Figure 15.	SMPS Regulator Mode	83
Figure 16.	Standby regulator with external ballast mode	84
Figure 17.	Voltage monitor threshold definition	89
Figure 18.	JTAG test clock input timing	97
Figure 19.	JTAG test access port timing	97
Figure 20.	JTAG JCOMP timing	98
Figure 21.	JTAG boundary scan timing	99
Figure 22.	Nexus output timing	100
Figure 23.	Nexus event trigger and test clock timings	101
Figure 24.	Nexus TDI, TMS, TDO timing	101
Figure 25.	Aurora timings	103
Figure 26.	External interrupt timing	104
Figure 27.	External interrupt timing	104
Figure 28.	DSPI CMOS master mode — classic timing, CPHA = 0	108
Figure 29.	DSPI CMOS master mode — classic timing, CPHA = 1	108
Figure 30.	DSPI PCS strobe (PCSS) timing (master mode)	109
Figure 31.	DSPI CMOS master mode — modified timing, CPHA = 0	112
Figure 32.	DSPI CMOS master mode — modified timing, CPHA = 1	112
Figure 33.	DSPI PCS strobe (PCSS) timing (master mode)	113
Figure 34.	DSPI LVDS master mode — modified timing, CPHA = 0	115
Figure 35.	DSPI LVDS master mode — modified timing, CPHA = 1	115
Figure 36.	DSPI LVDS and CMOS master timing—output only— MTFE = 1, CHPA = 1	118
Figure 37.	DSPI slave mode — modified transfer format timing (MTFE = 0/1) CPHA = 0	119
Figure 38.	DSPI slave mode — modified transfer format timing (MTFE = 0/1) CPHA = 1	120
Figure 39.	MII receive signal timing diagram	121
Figure 40.	MII transmit signal timing diagram	122
Figure 41.	MII async inputs timing diagram	122
Figure 42.	MII serial management channel timing diagram	123
Figure 43.	MII serial management channel timing diagram	124
Figure 44.	RMII receive signal timing diagram	125
Figure 45.	RMII transmit signal timing diagram	126
Figure 46.	TxEN signal	126
Figure 47.	TxEN signal propagation delays	127
Figure 48.	TxD signal	128

Figure 49.	TxD Signal propagation delays.....	129
Figure 50.	I2C input/output timing	132
Figure 51.	eLQFP176 package outline	134
Figure 52.	FPBGA292 package outline	136
Figure 53.	Commercial product scheme	142

1 Introduction

1.1 Document overview

This document provides electrical specifications, pin assignments, and package diagrams for the SPC5x series of microcontroller units (MCUs). For functional characteristics, see the SPC5x microcontroller reference manual.

1.2 Description

The SPC58xEx microcontroller is the first in a new family of devices superseding the SPC5x family. SPC58xEx builds on the legacy of the SPC5x family, while introducing new features coupled with higher throughput to provide substantial reduction of cost per feature and significant power and performance improvement (MIPS per mW).

1.3 Device feature summary

Table 2. SPC58xEx feature summary

Feature	Description
SPC58 family	40 nm
Computing Shell 0	
Number of Cores	up to 2
Number of checker cores	up to
Local RAM	16 KB Instruction
	64 KB Data
Single Precision Floating Point	Yes
SIMD (LSP)	No
VLE	Yes
Cache	8 KB Instruction
	4 KB Data
Computing Shell 1	
Number of Cores	1
Number of checker cores	up to 1
Local RAM	16 KB Instruction
	32 KB Data
Single Precision Floating Point	Yes
SIMD (LSP)	Yes
VLE	Yes
Cache	8 KB Instruction

Table 2. SPC58xEx feature summary

Feature	Description
Other	
MPU	Yes
Security (HSM Module)	up to 1
Semaphores	Yes
CRC Channels	2 x 4
Software Watchdog Timer (SWT)	4
Core Nexus Class	3+
Event Processor	4 x SCU
	4 x PMC
Run control Module	Yes
System SRAM	608 KB (including 256 KB of standby RAM ⁽¹⁾)
User Flash memory	up to 6144 KB code / 256 KB data
Flash fetch accelerator	2 x 2 x4 x 256-bit
Security Flash memory	up to 144 KB code / 32 KB data
Flash Overlay RAM	2 x 16 KB
Calibration Interface	64-bit IPS Slave
DMA channels	96
DMA Nexus Class	3
LINFlexD	18
M_CAN supporting CAN-FD according to ISO 11898-1 2015 (instances supporting also TTCAN)	8 (1)
DSPI	10
Microsecond channel downlink	2
SENT bus	15
I2C	1
PSI5 bus	2
FlexRay	1 x Dual channel
Ethernet	2
SIPI / LFAST Interprocessor bus	High Speed
System Timers	8 PIT channels
	4 AUTOSAR® (STM)
	RTC/API
GTM Timer	40 Input Channels, 104 Output Channels
GTM RAM	61 KB

Table 2. SPC58xEx feature summary

Feature	Description
Interrupt controller	> 710 sources
ADC (SAR)	8
ADC (SD)	6
Temp. sensor	Yes
Self Test Controller	Yes
PLL	Dual PLL with FM
Integrated linear voltage regulator	Yes ⁽¹⁾
Integrated switch mode voltage regulator (SMPS)	Yes ⁽²⁾
External Power Supplies	3.3 V - 5 V, 1.2 V
Low Power Modes	Stop Mode
	Halt Mode
	Smart Standby with output controller, analog and digital inputs ⁽¹⁾
	Standby Mode ⁽¹⁾

1. Except eLQFP176.

2. Except LFBGA292.

1.4 Block diagram

Figure 1 and *Figure 2* show the top-level block diagrams.

Figure 1. Block diagram





Figure 2. Periphery allocation



1.5 Features

On-chip modules within SPC58xEx include the following features:

- main CPUs, dual issue, 32-bit CPU core complexes (e200z4), paired in lock-step.
 - Power Architecture embedded specification compliance
 - Instruction set enhancement allowing variable length encoding (VLE), encoding a mix of 16-bit and 32-bit instructions, for code size footprint reduction
 - Single-precision floating point operations
 - Lightweight signal processing auxiliary processing unit (LSP APU) instruction support for digital signal processing (DSP) on Core_2
 - 16 KB Local instruction RAM and 64 KB local data RAM for Core_0 and Core_1, 16 KB Local instruction RAM and 32 KB local data RAM for Core_2
 - 8 KB I-Cache and 4 KB D-Cache for Core_0 and Core_1, 8KB I-Cache for Core_2
- 6582 KB on-chip Flash
 - Supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
 - Supports read while read between the two code Flash partitions.
- 608 KB on-chip general-purpose SRAM (+ 160 KB data RAM included in the CPUs)
- Multi channel direct memory access controllers (eDMA paired in lock-step)
 - One eDMA with 64 channels
 - One eDMA with 32 channels
- One interrupt controller (INTC) in lock-step
- Dual phase-locked loops with stable clock domain for peripherals and FM modulation domain for computational shell
- Dual crossbar switch architecture for concurrent access to peripherals, Flash, or RAM from multiple bus masters with end-to-end ECC
- Hardware security module (HSM) to provide robust integrity checking of Flash memory
- System integration unit lite (SIUL)
- Boot assist Flash (BAF) supports factory programming using a serial bootload through the asynchronous CAN or LIN/UART.
- GTM343 - generic timer module
 - Intelligent complex timer module
 - 144 channels (40 input and 104 output)
 - 5 programmable fine grain multi-threaded cores
 - 61 KB of dedicated RAM
 - 24-bit wide channels
 - Hardware support for engine control, motor control and safety related applications
- Enhanced analog-to-digital converter system with
 - One supervisor 12-bit SAR analog converter
 - Four separate fast 12-bit SAR analog converters
 - Three separate 10-bit SAR analog converters, one with STDBY mode support (except in eLQFP176 package)
 - Six separate 16-bit Sigma-Delta analog converters
- Ten deserial serial peripheral interface (DSPI) modules

- Eighteen LIN and UART communication interface (LINFlexD) modules
 - LINFlexD_0 is a Master/Slave
 - All others are Masters
- 8 MCAN interfaces with advanced shared memory scheme and ISO CAN-FD support, one supporting time-triggered controller area network (TTCAN)
- Dual-channel FlexRay controller
- Two ethernet controllers 10/100 Mbps, compliant IEEE 802.3-2008
 - IEEE 1588-2008 Time stamping (internal 64-bit time stamp)
 - IEEE 802.1AS and IEEE 802.1Qav (AVB-Feature)
 - IEEE 802.1Q VLAN tag detection
 - IPv4 and IPv6 checksum modules
- Flexible Power Supply options:
 - External Regulators (1.2V core, 3.3V–5V IO)
 - Single internal SMPS regulator (eLQFP176, KGD)
 - Single internal Linear Regulator with external ballast (FPBGA292, KGD)
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard.
- Device and board test support per Joint Test Action Group (JTAG) (IEEE 1149.1)
- Standby power domain with smart wake-up sequence (LFBGA292, KGD)

2 Package pinouts, pad characteristics, and signal descriptions

See the device pin out IO definition excel file attached to this document. Locate the paperclip symbol on the left side of the PDF window, and click it. Double-click on the excel file to open and access the following sections:

1. Package pinouts
2. Pin descriptions
 - a) Power supply and reference voltage pins
 - b) System pins
 - c) LVDS pins
 - d) Generic pins
3. Pad descriptions
 - a) Power supply and reference voltage pads
 - b) System pads
 - c) LVDS pads
 - d) Generic pads
 - e) Pad coordinates

2.1 Pad dimensions/ KGD coordinates

For KGD information, please contact your local sales organization or distributor.

3 Electrical characteristics

3.1 Introduction

The present document contains the target Electrical Specification for the 40 nm family 32-bit MCU SPC58xEx products.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" (Controller Characteristics) is included in the "Symbol" column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" (System Requirement) is included in the "Symbol" column.

The electrical parameters shown in this document are guaranteed by various methods. To give the customer a better understanding, the classifications listed in [Table 3](#) are used and the parameters are tagged accordingly in the tables where appropriate.

Table 3. Parameter classifications

Classification tag	Tag description
P	Those parameters are guaranteed during production testing on each individual device. NOTE: Parameters specified at junction temperature $T_J = 165 \text{ }^{\circ}\text{C}$ are tested at $T_J = 150 \text{ }^{\circ}\text{C}$ in production. Evaluation at higher temperature is performed during Design and Validation phases.
C	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
T	Those parameters are achieved by design validation on a small sample size from typical devices.
D	Those parameters are derived mainly from simulations.

3.2 Absolute maximum ratings

Table 4 describes the maximum ratings for the device. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Stress beyond the listed maxima, even momentarily, may affect device reliability or cause permanent damage to the device.

Table 4. Absolute maximum ratings

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
V _{DD_LV}	SR	D	Core voltage operating life range ⁽¹⁾	—	-0.3	—	1.4	V
V _{DD_LV_BD}	SR	D	Buddy device voltage operating life range ⁽²⁾	—	-0.3	—	1.5	V
V _{DD_HV_IO_MAIN} V _{DD_HV_IO_JTAG} V _{DD_HV_IO_FLEX} V _{DD_HV_IO_BD} V _{DD_HV_FLA}	SR	D	I/O supply voltage ⁽³⁾	—	-0.3	—	6.0	V
V _{SS_HV_ADV}	SR	D	ADC ground voltage	Reference to digital ground	-0.3	—	0.3	V
V _{DD_HV_ADV}	SR	D	ADC Supply voltage	Reference to V _{SS_HV_ADV}	-0.3	—	6.0	V
V _{SS_HV_ADR_D}	SR	D	SD ADC ground reference	—	-0.3	—	0.3	V
V _{DD_HV_ADR_D}	SR	D	SD ADC voltage reference	Reference to V _{SS_HV_ADR_D}	-0.3	—	6.0	V
V _{SS-V_{SS_HV_ADR_D}}	SR	D	V _{SS_HV_ADR_D} differential voltage	—	-0.3	—	0.3	V
V _{SS_HV_ADR_S}	SR	D	SAR ADC ground reference	—	-0.3	—	0.3	V
V _{DD_HV_ADR_S}	SR	D	SAR ADC voltage reference	Reference to V _{SS_HV_ADR_S}	-0.3	—	6.0	V
V _{SS-V_{SS_HV_ADR_S}}	SR	D	V _{SS_HV_ADR_S} differential voltage	—	-0.3	—	0.3	V
V _{SS-V_{SS_HV_ADV}}	SR	D	V _{SS_HV_ADV} differential voltage	—	-0.3	—	0.3	V

Table 4. Absolute maximum ratings (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
V_{IN}	SR	D	I/O input voltage range ^{(4) (5)}	—	-0.3	—	6.0
				Relative to V_{SS}	-0.3	—	—
				Relative to $V_{DD_HV_IO}$ and $V_{DD_HV_ADV}$	—	—	0.3
T_{TRIN}	SR	D	Digital Input pad transition time ⁽⁶⁾	—	—	—	1 ms
I_{INJ}	SR	T	Maximum DC injection current for each analog/digital PAD ⁽⁷⁾	—	-5	—	5 mA
T_{STG}	SR	T	Maximum non-operating Storage temperature range	—	-55	—	125 °C
T_{PAS}	SR	C	Maximum nonoperating temperature during passive lifetime	—	-55	—	150 ⁽⁸⁾ °C
$T_{STORAGE}$	SR	—	Maximum storage time, assembled part programmed in ECU	No supply; storage temperature in range -40 °C to 60 °C	—	—	20 years
T_{SDR}	SR	T	Maximum solder temperature Pb-free packaged ⁽⁹⁾	—	—	—	260 °C
MSL	SR	T	Moisture sensitivity level ⁽¹⁰⁾	—	—	—	3 —
T_{XRAY} dose	SR	T	Maximum cumulated XRAY dose	Typical range for X-rays source during inspection: 80 ÷ 130 KV; 20 ÷ 50 μ A	—	—	1 grey

1. V_{DD_LV} : allowed 1.335 V - 1.400 V for 60 seconds cumulative time at the given temperature profile. Remaining time allowed 1.260 V - 1.335 V for 10 hours cumulative time at the given temperature profile. Remaining time as defined in [Section 3.3: Operating conditions](#). In the range [1.26-1.33] V and if the above-mentioned cumulative times are not exceeded, the device functionality is granted and is expected to receive a flag by the internal HVD134 monitors to warn that the regulator (internal or external), providing the VDD_LV supply, exited the expected operating conditions. If the internal HVD134 monitors are disabled by the application, then an external voltage monitor with equivalent thresholds measured at the device pad, has to be implemented. Please refer to [Section 3.16.3: Voltage monitors](#) for the list of available internal monitors and to the Reference Manual for the configurability of the monitors. In this range, the device may exceed the maximum consumptions reported in [Table 9: Device consumption](#).
2. $V_{DD_LV_BD}$: allowed 1.450 V - 1.500 V for 60 seconds cumulative time at the given temperature profile. Remaining time allowed 1.375 V - 1.450 V for 10 hours cumulative time at maximum $T_J = 125^{\circ}\text{C}$. Remaining time as defined in [Section 3.3: Operating conditions](#).
3. V_{DD_HV} : allowed 5.5 V–6.0 V for 60 seconds cumulative time at the given temperature profile, for 10 hours cumulative time with the device in reset at the given temperature profile. Remaining time as defined in [Section 3.3: Operating conditions](#).
4. The maximum input voltage on an I/O pin tracks with the associated I/O supply maximum. For the injection current condition on a pin, the voltage will be equal to the supply plus the voltage drop across the internal ESD diode from I/O pin to supply. The diode voltage varies greatly across process and temperature, but a value of 0.3 V can be used for nominal calculations.
5. Relative value can be exceeded if design measures are taken to ensure injection current limitation (parameter $IINJ$).
6. This limitation applies to pads with digital input buffer enabled. If the digital input buffer is disabled, there are no maximum limits to the transition time.
7. The limits for the sum of all normal and injected currents on all pads within the same supply segment can be found in [Section 3.8.3: I/O pad current specifications](#).
8. 175°C are allowed for limited time. Mission profile with passive lifetime temperature $>150^{\circ}\text{C}$ have to be evaluated by ST to confirm that are granted by product qualification.
9. Solder profile per IPC/JEDEC J-STD-020D.
10. Moisture sensitivity per JDEC test method A112.

3.3 Operating conditions

Table 5 describes the operating conditions for the device, and for which all the specifications in the data sheet are valid, except where explicitly noted. The device operating conditions must not be exceeded or the functionality of the device is not guaranteed.

Table 5. Operating conditions

Symbol	C	Parameter	Conditions	Value⁽¹⁾			Unit
				Min	Typ	Max	
F _{SYS} ⁽²⁾	SR	P	Operating system clock frequency ⁽⁴⁾	—	—	—	180 MHz
T _J	SR	P	Operating Junction temperature	Bare Die	-40	—	165 °C
T _J	SR	P	Operating Junction temperature	Packaged Devices	-40	—	150 °C
T _A	SR	P	Operating Ambient temperature	—	-40	—	125 °C
V _{DD_LV}	SR	P	Core supply voltage ⁽³⁾	—	1.14 ⁽⁴⁾	1.20	1.26 ⁽⁵⁾⁽⁶⁾ V
V _{DD_LV_BD}	SR	P	Buddy core supply voltage	—	1.20	—	1.32 V
V _{DD_HV_IO_MAIN} V _{DD_HV_IO_JTAG} V _{DD_HV_IO_FLEX} V _{DD_HV_FLA} V _{DD_HV_IO_BD}	SR	P	IO supply voltage	—	3.0	—	5.5 V
V _{DD_HV_ADV}	SR	P	ADC supply voltage	—	3.0 ⁽⁷⁾	—	5.5 V
V _{SS_HV_ADV} V _{SS}	SR	D	ADC ground differential voltage	—	-25	—	25 mV
V _{DD_HV_ADR_D}	SR	P	SD ADC supply reference voltage	—	3.0 ⁷	—	5.5 V
V _{DD_HV_ADR_D} V _{DD_HV_ADV}	SR	D	SD ADC reference differential voltage	—	—	—	25 mV
V _{SS_HV_ADR_D}	SR	P	SD ADC ground reference voltage	—	V _{SS_HV_ADV}		

Table 5. Operating conditions (continued)

Symbol	C	Parameter	Conditions	Value ⁽¹⁾			Unit	
				Min	Typ	Max		
$V_{SS_HV_ADR_D^-}$ $V_{SS_HV_ADV}$	SR	D	$V_{SS_HV_ADR_D}$ differential voltage	—	-25	—	25	mV
$V_{DD_HV_ADR_S}$	SR	P	SAR ADC reference voltage	—	3.0	—	5.5	V
$V_{DD_HV_ADR_S^-}$ $V_{DD_HV_ADV}$	SR	D	SAR ADC reference differential voltage	—	$V_{DD_HV_ADV}$ -10%	—	25	mV
$V_{SS_HV_ADR_S}$	SR	P	SAR ADC ground reference voltage	—	$V_{SS_HV_ADV}$			V
$V_{SS_HV_ADR_S^-}$ $V_{SS_HV_ADV}$	SR	D	$V_{SS_HV_ADR_S}$ differential voltage	—	-25	—	25	mV
V_{RAMP_LV}	SR	D	Slew rate on core power supply pins	V_{DD_LV} $V_{DD_LV_BD}$	—	—	20	V/ms
V_{RAMP_HV}	SR	D	Slew rate on HV power supply	—	—	—	100	V/ms
V_{IN}	SR	P	I/O input voltage range	—	0	—	5.5	V
I_{INJ1}	SR	T	DC Injection current (per pin) without performance degradation ⁽⁸⁾ ⁽⁹⁾ ⁽¹⁰⁾	Digital pins and analog pins	-3.0	—	3.0	mA
I_{INJ2}	SR	D	Dynamic Injection current (per pin) with performance degradation ⁽¹⁰⁾ ⁽¹¹⁾	Digital pins and analog pins	-10	—	10	mA

1. The ranges in this table are design targets and actual data may vary in the given range.
2. The maximum number of PRAM wait states has to be configured according to the system clock frequency. Refer to [Table 6](#).
3. Core voltage as measured on device pin to guarantee published silicon performance.
4. In the range [1.14-1.08]V, the device functionality and specifications are granted and the device is expected to receive a flag by the internal LVD100 monitors to warn that the regulator (internal or external), providing the V_{DD_LV} supply, exited the expected operating conditions. If the internal LVD100 monitors are disabled by the application, then an external voltage monitor with minimum threshold of $V_{DD_LV}(\min) = 1.08$ V measured at the device pad, has to be implemented. Please refer to [Section 3.16.3: Voltage monitors](#) for the list of available internal monitors and to the Reference Manual for the configurability of the monitors.

5. Core voltage can exceed 1.26 V with the limitations provided in [Section 3.2: Absolute maximum ratings](#), provided that HVD134_C monitor reset is disabled.
6. 1.260 V - 1.290 V range allowed periodically for supply with sinusoidal shape and average supply value below or equal to 1.236 V at the given temperature profile.
7. S/D ADC is functional in the range $3.0 \text{ V} < V_{DD_HV_ADV} < 4.0 \text{ V}$ and $3.0 \text{ V} < V_{DD_HV_ADR_D} < 4.0 \text{ V}$, but precision of conversion is not guaranteed.
8. Full device lifetime. I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. See [Section 3.2: Absolute maximum ratings](#) for maximum input current for reliability requirements.
9. The I/O pins on the device are clamped to the I/O supply rails for ESD protection. When the voltage of the input pins is above the supply rail, current will be injected through the clamp diode to the supply rails. For external RC network calculation, assume typical 0.3 V drop across the active diode. The diode voltage drop varies with temperature.
10. The limits for the sum of all normal and injected currents on all pads within the same supply segment can be found in [Section 3.8.3: I/O pad current specifications](#).
11. Positive and negative Dynamic current injection pulses are allowed up to this limit, with different specifications for I/O, ADC accuracy and analog input. See the dedicated chapters for the different specification limits. See the Absolute Maximum Ratings table for maximum input current for reliability requirements. Refer to the following pulses definitions: Pulse1 (ISO 7637-2:2011), Pulse 2a(ISO 7637-2:2011 5.6.2), Pulse 3a (ISO 7637-2:2011 5.6.3), Pulse 3b (ISO 7637-2:2011 5.6.3).

Table 6. PRAM wait states configuration

PRAMC WS	Clock Frequency (MHz)
1	≤ 180
0	≤ 120

3.3.1 Power domains and power up/down sequencing

The following table shows the constraints and relationships for the different power domains. Supply1 (on rows) can exceed Supply2 (on columns), only if the cell at the given row and column is reporting 'ok'. This limitation is valid during power-up and power-down phases, as well as during normal device operation.

Table 7. Device supply relation during power-up/power-down sequence

		Supply2							
		V _{DD_LV}	V _{DD_HV_IO_FLEX}	V _{DD_HV_IO_JTAG}	V _{DD_HV_IO_MAIN} V _{DD_HV_FLA}	V _{DD_HV_ADV}	V _{DD_HV_ADR}	V _{DD_LV_BD}	V _{DD_HV_BD}
Supply1	V _{DD_LV} ⁽¹⁾		ok	ok	ok	ok	ok	ok	ok
	V _{DD_HV_IO_FLEX}	ok		ok	not allowed	ok	ok	ok	ok
	V _{DD_HV_IO_JTAG}	ok	ok		not allowed	ok	ok	ok	ok
	V _{DD_HV_IO_MAIN} V _{DD_HV_FLA}	ok	ok	ok		ok	ok	ok	ok
	V _{DD_HV_ADV}	ok	ok	ok	not allowed		ok	ok	ok
	V _{DD_HV_ADR}	ok	ok	ok	not allowed	not allowed		ok	ok
	V _{DD_LV_BD}	ok	ok	ok	ok	ok	ok		ok
	V _{DD_HV_BD}	ok	ok	ok	ok	ok	ok		

1. V_{DD_LV} can be higher than V_{DD_HV} supplies only during power-up/down transient ramps, in case of external LV regulator and if V_{DD_HV} supply voltage level is lower than V_{DD_LV} allowed max operating condition.

During power-up, all functional terminals are maintained in a known state as described in the device pin out IO definition excel file table.

3.4 Electrostatic discharge (ESD)

The following table describes the ESD ratings of the device.

Table 8. ESD ratings^{(1),(2)}

Parameter	C	Conditions	Value	Unit
ESD for Human Body Model (HBM) ⁽³⁾	T	All pins	2000	V
ESD for field induced Charged Device Model (CDM) ⁽⁴⁾	T	All pins	500	V
	T	Corner Pins	750	V

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.
2. Device failure is defined as: "If after exposure to ESD pulses, the device does not meet the device specification requirements, which includes the complete DC parametric and functional testing at room temperature and hot temperature. Maximum DC parametrics variation within 10% of maximum specification".
3. This parameter tested in conformity with ANSI/ESD STM5.1-2007 Electrostatic Discharge Sensitivity Testing.
4. This parameter tested in conformity with ANSI/ESD STM5.3-1990 Charged Device Model - Component Level.

3.5 Electromagnetic emission characteristics

EMC measurements to IC-level IEC standards are available from STMicroelectronics on request.

3.6 Temperature profile

The device will be qualified in accordance to AEC-Q100 Grade1 requirements, i.e., HTOL 1,000 h and HTDR 1,000 hrs, $T_J = 150 \text{ }^{\circ}\text{C}$.

Mission profile with junction Temperature higher than $150 \text{ }^{\circ}\text{C}$ and up to $165 \text{ }^{\circ}\text{C}$ have to be evaluated by ST to confirm to be granted by product qualification. Please contact your STMicroelectronics Sales representative for validation.

3.7 Device consumption

Table 9. Device consumption⁽¹⁾

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
$I_{DD_LKG}^{(2),(3)}$	CC	C	Leakage current on the V_{DD_LV} supply	$T_J = 40\text{ }^{\circ}\text{C}$	—	—	40
		D		$T_J = 120\text{ }^{\circ}\text{C}$	—	—	180
		P		$T_J = 150\text{ }^{\circ}\text{C}$	—	—	320
		D		$T_J = 165\text{ }^{\circ}\text{C}$	—	—	500
$I_{DD_LV}^{(3)}$	CC	P	Dynamic current on the V_{DD_LV} supply, very high consumption profile ⁽⁴⁾	—	—	489	mA
I_{DD_HV}	CC	P	Total current on the V_{DD_HV} supply ⁽⁴⁾	f_{MAX}	—	97	mA
$I_{DD_LV_TCU}$	CC	T	Dynamic current on the V_{DD_LV} supply, transmission profile ⁽⁵⁾	—	—	404	mA
$I_{DD_HV_TCU}$	CC	T	Dynamic current on the V_{DD_HV} supply, transmission profile ⁽⁵⁾	—	—	80	mA
$I_{DD_LV_ECU}$	CC	T	Dynamic current on the V_{DD_LV} supply, powertrain profile ⁽⁶⁾	—	—	396	mA
$I_{DD_HV_ECU}$	CC	T	Dynamic current on the V_{DD_HV} supply, powertrain profile ⁽⁶⁾	—	—	83	mA
$I_{DD_MAIN_CORE_AC}$	CC	T	Main Core dynamic current ⁽⁷⁾	f_{MAX}	—	50	mA
$I_{DD_CHKR_CORE_AC}$	CC	T	Checker Core dynamic operating current	f_{MAX}	—	30	mA
$I_{DD_HSM_AC}$	CC	T	HSM platform dynamic operating current ⁽⁸⁾	$f_{MAX}/2$	—	20	mA
$I_{DD_AMU_AC}$	CC	T	AMU dynamic operating current ⁽⁹⁾	f_{MAX}	—	20	mA
$I_{DDHALT}^{(10)}$	CC	T	Dynamic current on the V_{DD_LV} supply + Total current on the V_{DD_HV} supply	—	—	110	180
$I_{DDSTOP}^{(11)}$	CC	T	Dynamic current on the V_{DD_LV} supply + Total current on the V_{DD_HV} supply	—	—	21	40

Table 9. Device consumption⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
$I_{DD_LV_BD}$	CC	P	Buddy Device Consumption on V_{DD_LV} supply ⁽¹²⁾	$T_J = 150\text{ }^{\circ}\text{C}$	—	500	mA
		D		$T_J = 165\text{ }^{\circ}\text{C}$	—	600	
$I_{DD_HV_BD}$	CC	T	Buddy Device Consumption on V_{DD_HV} supply ⁽¹²⁾	—	—	130	mA
I_{SPIKE}	SR	T	Maximum short term current spike ⁽¹³⁾	< 20 μs observation window	—	100	mA
dl	SR	D	Current difference ratio to average current ($dl/\text{avg}(I)$) ⁽¹⁴⁾	20 μs observation window	—	20	%
$I_{SR}^{(15)}$	CC	D	Current variation during power up/down	See footnote ⁽¹⁶⁾	—	200	mA
I_{DDOFF}	CC	T	Power-off current on high voltage supply rails ⁽¹⁷⁾	$V_{DD_HV} = 2.5\text{ V}$	100	—	μA

1. The ranges in this table are design targets and actual data may vary in the given range.
2. The leakage considered is the sum of core logic and RAM memories. The contribution of analog modules is not considered, and they are computed in the dynamic I_{DD_LV} and I_{DD_HV} parameters.
3. IDD_LKG (leakage current) and IDD_LV (dynamic current) are reported as separate parameters, to give an indication of the consumption contributors. The tests used in validation, characterization and production are verifying that the total consumption (leakage+dynamic) is lower or equal to the sum of the maximum values provided (IDD_LKG+IDD_LV). The two parameters, measured separately, may exceed the maximum reported for each, depending on the operative conditions and the software profile used.
4. Use case: The switching activity estimated for dynamic consumption is: 7% cores (fMAX), 4% fast platform (fMAX), 2% slow platform (fMAX/2) and IPs (fMAX/2). Consumption does not include I/O toggling, which is highly dependent on the application. ADC and other analog modules are included; Flash consumption includes parallel read and program/erase. Details of the SW configuration are available separately. The total device consumption is $I_{DD_LV} + I_{DD_HV} + I_{DD_LKG}$ for the selected temperature.
5. Transmission use case: Three cores running at fMAX with all locksteps on, DMA, PLL, FLASH, 2xCAN, GTM (50% idle, 40% at fMAX/4, 10% at fMAX/2), HSM, 3xSAR.
6. Powertrain use case: Three cores running at fMAX with 2 core locksteps on, DMA, PLL, FLASH, 3xCAN, 1xFlexray, GTM (50% idle, 40% at fMAX/4, 10% at fMAX/2), HSM, 3xSAR, 2xADCSD.
7. Dynamic consumption of one core, including the dedicated I/D-caches and I/D-MEMS contribution.
8. Dynamic consumption of the HSM module, including the dedicated memories, during the execution of Electronic Code Book crypto algorithm on 1 block of 16 byte of shared RAM
9. Dynamic consumption of the AMU module standalone.
10. Flash in Low Power. Sysclk at 160 MHz, PLL0_PHI at 160 MHz, XTAL at 40 MHz, FIRC 16 MHz ON, RCOSC1M off. FlexCAN: instances: 0, 1, 2, 3, 4, 5, 6, 7 ON (configured but no reception or transmission), Ethernet ON (configured but no reception or transmission), ADC ON (continuously converting). All others IPs clock-gated.
11. Sysclk = RC16 MHz, RC16 MHz ON, RC1 MHz ON, PLL OFF. All possible peripherals off and clock gated. Flash in power down mode.
12. Worst case usage (data trace, data overlay, full Aurora utilization). If Aurora and JTAGM/LFAST not used, $V_{DD_LV_BD}$ current is reduced by ~20mA.
13. Current spike may occur during normal operation that are above average current, measured on application specific pattern. Internal schemes must be used (eg frequency ramping, feature enable) to ensure that incremental demands are made on the external power supply. An internal auxiliary and clamp regulator can be enabled, in order to support internal current variations. Please refer to the Power Management chapter for the details and the external component requirements.
14. Moving window, measured on application specific pattern, with a maximum of 100 mA for the worst case application.

15. This specification is the maximum value and is a boundary for the dl specification.
16. Condition1: For power on period from 0 V up to normal operation with reset asserted. Condition 2: From reset asserted until PLL running free. Condition 3: Increasing PLL from free frequency to full frequency. Condition 4: reverse order for power down to 0 V.
17. I_{DDOFF} is the minimum guaranteed consumption of the device during power-up. It can be used to correctly size power-off ballast in case of current injection during power-off state.

3.8 I/O pad specification

The following table describes the different pad type configurations.

Table 10. I/O pad specification descriptions

Pad type	Description
Weak configuration	Provides a good compromise between transition time and low electromagnetic emission.
Medium configuration	Provides transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
Strong configuration	Provides fast transition speed; used for fast interface.
Very strong configuration	Provides maximum speed and controlled symmetric behavior for rise and fall transition. Used for fast interface including Ethernet and FlexRay interfaces requiring fine control of rising/falling edge jitter.
Differential configuration	A few pads provide differential capability providing very fast interface together with good EMC performances.
Input only pads	These low input leakage pads are associated with the ADC channels.
Standby pads	Some pads are active during Standby. Low Power Pads input buffer can only be configured in TTL mode. When the pads are in Standby mode, the Pad-Keeper feature is activated: if the pad status is high, the weak pull-up resistor is automatically enabled; if the pad status is low, the weak pull-down resistor is automatically enabled. Please refer to the tables below in this chapter for the thresholds details and weak-pull currents.


Note: *Each I/O pin on the device supports specific drive configurations. See the signal description table in the device reference manual for the available drive configurations for each I/O pin. PMC_DIG_VSIO register has to be configured to select the voltage level (3.3 V or 5.0 V) for each IO segment.*

Note: *Logic level is configurable in running mode while it is TTL not-configurable in STANDBY for LP (low power) pads, so if a LP pad is used to wakeup from STANDBY, it should be configured as TTL also in running mode in order to prevent device wrong behavior in STANDBY.*

3.8.1 I/O input DC characteristics

The following table provides input DC electrical characteristics, as described in [Figure 3](#).

Figure 3. I/O input electrical characteristics

Table 11. I/O input electrical characteristics ⁽¹⁾

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
TTL							
$V_{ih\text{ttl}}$	SR	P	Input high level TTL	—	2	—	$V_{DD_HV_IO} + 0.3$ V
$V_{il\text{ttl}}$	SR	P	Input low level TTL	—	-0.3	—	0.8 V
$V_{hy\text{sttl}}$	CC	C	Input hysteresis TTL	—	0.3	—	— V
AUTOMOTIVE							
$V_{ih\text{aut}}^{(2)}$	SR	P	Input high level AUTO	$V_{DD_HV_IO} = 5.0 \text{ V} \pm 10\%$	3.8	—	$V_{DD_HV_IO} + 0.3$ V
$V_{il\text{aut}}^{(3)}$	SR	P	Input low level AUTO	$V_{DD_HV_IO} = 5.0 \text{ V} \pm 10\%$	-0.3	—	2.2 V
$V_{hy\text{saut}}^{(4)}$	CC	C	Input hysteresis AUTO	$V_{DD_HV_IO} = 5.0 \text{ V} \pm 10\%$	0.5	—	— V
CMOS							
$V_{ih\text{cmos}}$	SR	P	Input high level CMOS ⁽¹⁾	—	$0.65 * V_{DD}$	—	$V_{DD_HV_IO} + 0.3$ V
$V_{ih\text{cmos BD}}$	SR	T	Input high level CMOS	Buddy Device, hysteresis on	$0.65 * V_{DD_HV_IO}$	—	$V_{DD_HV_IO} + 0.3$ V
				Buddy Device, hysteresis off	$0.60 * V_{DD_HV_IO}$	—	$V_{DD_HV_IO} + 0.3$ V
$V_{il\text{cmos}}$	SR	P	Input low level CMOS	—	-0.3	—	$0.35 * V_{DD}$ V

Table 11. I/O input electrical characteristics (continued)⁽¹⁾

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
V _{hyscmos}	CC	C	Input hysteresis CMOS	—	0.10 * V _{DD}	—	—
COMMON							
I _{LKG}	CC	P	Pad input leakage	INPUT-ONLY pads T _J = 150 °C	—	—	200
		C		INPUT-ONLY pads T _J = 165 °C	—	—	270
		P		MEDIUM pads T _J = 150 °C	—	—	360
		C		MEDIUM pads T _J = 165 °C	—	—	500
		P		STRONG pads T _J = 150 °C	—	—	1,000
		C		STRONG pads T _J = 165 °C	—	—	1,500
		P		VERY STRONG pads, T _J = 150 °C	—	—	1,000
		C		VERY STRONG pads, T _J = 165 °C	—	—	2,000
		—		—	—	—	nA
C _{P1}	CC	D	Pad capacitance	—	—	—	10
V _{drift}	CC	D	Input V _{il} /V _{ih} temperature drift	In a 1 ms period, with a temperature variation <30 °C	—	—	100
W _{FI}	SR	C	Wakeup input filtered pulse ⁽⁵⁾	—	—	—	20
W _{NFI}	SR	C	Wakeup input not filtered pulse ⁽⁵⁾	—	400	—	ns

1. In case of current injection pulses on one pad under the conditions and limits described in I_{INJ2} parameter in [Section 3.3: Operating conditions](#), other pads of the same supply segment will have a drift of 4 % above the maximum V_{il} and 4 % below the minimum V_{ih} limits. Similarly V_{hys} parameter will be decreased of 4 %.
2. Good approximation of the variation of the minimum value with supply is given by formula:
5 V range: V_{IHAUT} = 0.69 × V_{DD_HV_IO}; 3.3 V range: V_{IHAUT} = 0.75 × V_{DD_HV_IO}
3. Good approximation of the variation of the maximum value with supply is given by formula:
5 V range: V_{ILAUT} = 0.49 × V_{DD_HV_IO}; 3.3 V range: V_{ILAUT} = 0.35 × V_{DD_HV_IO}
4. Good approximation of the variation of the minimum value with supply is given by formula:
5 V and 3.3 V range: V_{HYSAUT} = 0.11 × V_{DD_HV_IO}
5. In the range from W_{FI} (max) to W_{NFI} (min), pulses can be filtered or not filtered, according to operating temperature and voltage. Refer to the device pin out I/O definition excel file for the list of pins supporting the wakeup filter feature.

Table 12. I/O pull-up/pull-down electrical characteristics

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
I_{WPU}	CC	T	Weak pull-up current absolute value	$V_{IN} = 1.1 \text{ V}^{(1)}$	—	—	130
		P		$V_{IN} = 0.69 * V_{DD_HV_IO}^{(2)}$	15	—	—
R_{WPU}	CC	D	Weak Pull-up resistance	$V_{DD_HV_IO} = 5.0 \text{ V} \pm 10\%$	33	—	93
I_{WPD}	CC	T	Weak pull-down current absolute value	$V_{IN} = 0.69 * V_{DD_HV_IO}^{(1)}$	—	—	130
		P		$V_{IN} = 0.9 \text{ V}^{(2)}$	15	—	—
R_{WPD}	CC	D	Weak Pull-down resistance	$V_{DD_HV_IO} = 5.0 \text{ V} \pm 10\%$	29	—	60

1. Maximum current when forcing a change in the pin level opposite to the pull configuration.

2. Minimum current when keeping the same pin level state as the pull configuration.


Note: When the device enters into standby mode, the LP pads have the input buffer switched-on. As a consequence, if the pad input voltage V_{IN} is $V_{SS} < V_{IN} < V_{DD_HV}$, an additional consumption can be measured in the VDD_HV domain. The highest consumption can be seen around mid-range ($VIN \sim VDD_HV/2$), 2-3mA depending on process, voltage and temperature.

This situation may occur if the PAD is used as a ADC input channel, and $V_{SS} < V_{IN} < V_{DD_HV}$. The applications should ensure that LP pads are always set to VDD_HV or VSS , to avoid the extra consumption. Please refer to the device pin out IO definition excel file to identify the low-power pads which also have an ADC function.

3.8.2 I/O output DC characteristics

[Figure 4](#) provides description of output DC electrical characteristics.

Figure 4. I/O output DC electrical characteristics definition



The following tables provide DC characteristics for bidirectional pads:

- [Table 13](#) provides output driver characteristics for I/O pads when in WEAK/SLOW configuration.
- [Table 14](#) provides output driver characteristics for I/O pads when in MEDIUM configuration.
- [Table 15](#) provides output driver characteristics for I/O pads when in STRONG/FAST configuration.
- [Table 16](#) provides output driver characteristics for I/O pads when in VERY STRONG/VERY FAST configuration.

Note: 10%/90% is the default condition for any parameter if not explicitly mentioned differently.

Table 13. WEAK/SLOW I/O output characteristics

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
V_{ol_W}	CC	D	Output low voltage for Weak type PADs $I_{ol} = 0.5 \text{ mA}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	$0.1 * V_{DD}$	V
V_{oh_W}	CC	D	Output high voltage for Weak type PADs $I_{oh} = 0.5 \text{ mA}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	$0.9 * V_{DD}$	—	—	V

Table 13. WEAK/SLOW I/O output characteristics (continued)

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
R_W	CC	P	Output impedance for Weak type PADs	$V_{DD} = 5.0 \text{ V} \pm 10\%$	380	—	1040	Ω
				$V_{DD} = 3.3 \text{ V} \pm 10\%$	250	—	700	
F_{max_W}	CC	T	Maximum output frequency for Weak type PADs	$CL = 25 \text{ pF}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	2	MHz
				$CL = 50 \text{ pF}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	1	
t_{TR_W}	CC	T	Transition time output pin weak configuration, 10%-90%	$CL = 25 \text{ pF}$ $V_{DD} = 5.0 \text{ V} + 10\%$ $V_{DD} = 3.3 \text{ V} + 10\%$	25	—	120	ns
				$CL = 50 \text{ pF}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	50	—	240	
$ t_{SKEW_W} $	CC	T	Difference between rise and fall time, 90%-10%	—	—	—	25	%
I_{DCMAX_W}	CC	D	Maximum DC current	$V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	0.5	mA

Table 14. MEDIUM I/O output characteristics

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
V_{ol_M}	CC	D	Output low voltage for Medium type PADs	$I_{ol} = 2.0 \text{ mA}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	$0.1 * V_{DD}$	V
V_{oh_M}	CC	D	Output high voltage for Medium type PADs	$I_{oh} = 2.0 \text{ mA}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	$0.9 * V_{DD}$	—	—	V
R_M	CC	P	Output impedance for Medium type PADs	$V_{DD} = 5.0 \text{ V} \pm 10\%$	90	—	260	Ω
				$V_{DD} = 3.3 \text{ V} \pm 10\%$	60	—	170	

Table 14. MEDIUM I/O output characteristics (continued)

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
F_{max_M}	CC	T	Maximum output frequency for Medium type PADs	CL = 25 pF $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	12	MHz
				CL = 50 pF $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	6	MHz
t_{TR_M}	CC	T	Transition time output pin MEDIUM configuration, 10%-90%	CL = 25 pF $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	8	—	30	ns
				CL = 50 pF $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	12	—	60	ns
$ t_{SKEW_M} $	CC	T	Difference between rise and fall time, 90%-10%	—	—	—	25	%
I_{DCMAX_M}	CC	D	Maximum DC current	$V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	2	mA

Table 15. STRONG/FAST I/O output characteristics

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
V_{ol_S}	CC	D	Output low voltage for Strong type PADs	$I_{ol} = 8.0 \text{ mA}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	$0.1 * V_{DD}$	V
				$I_{ol} = 5.5 \text{ mA}$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	$0.15 * V_{DD}$	V
V_{oh_S}	CC	D	Output high voltage for Strong type PADs	$I_{oh} = 8.0 \text{ mA}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$	$0.9 * V_{DD}$	—	—	V
				$I_{oh} = 5.5 \text{ mA}$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	$0.85 * V_{DD}$	—	—	V
R_s	CC	P	Output impedance for Strong type PADs	$V_{DD} = 5.0 \text{ V} \pm 10\%$	20	—	65	Ω
				$V_{DD} = 3.3 \text{ V} \pm 10\%$	28	—	90	

Table 15. STRONG/FAST I/O output characteristics (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
F_{max_S}	CC	T	Maximum output frequency for Strong type PADs	CL = 25 pF $V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	50 MHz
				CL = 50 pF $V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	25 MHz
				CL = 25 pF $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	25 MHz
				CL = 50 pF $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	12.5 MHz
t_{TR_S}	CC	T	Transition time output pin STRONG configuration, 10%-90%	CL = 25 pF $V_{DD} = 5.0 \text{ V} \pm 10\%$	3	—	10 ns
				CL = 50 pF $V_{DD} = 5.0 \text{ V} \pm 10\%$	5	—	16
				CL = 25 pF $V_{DD} = 3.3 \text{ V} \pm 10\%$	3	—	15
				CL = 50 pF $V_{DD} = 3.3 \text{ V} \pm 10\%$	5	—	26
I_{DCMAX_S}	CC	D	Maximum DC current	$V_{DD} = 5 \text{ V} \pm 10\%$	—	—	8 mA
				$V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	5.5
$ t_{SKEW_sl} $	CC	T	Difference between rise and fall time, 90%-10%	—	—	—	25 %

Table 16. VERY STRONG/VERY FAST I/O output characteristics

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
V_{ol_V}	CC	D	Output low voltage for Very Strong type PADs	$I_{ol} = 9.0 \text{ mA}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	$0.1 * V_{DD}$ V
				$I_{ol} = 9.0 \text{ mA}$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	$0.15 * V_{DD}$ V
V_{oh_V}	CC	D	Output high voltage for Very Strong type PADs	$I_{oh} = 9.0 \text{ mA}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$	$0.9 * V_{DD}$	—	— V
				$I_{oh} = 9.0 \text{ mA}$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	$0.85 * V_{DD}$	—	— V
R_v	CC	P	Output impedance for Very Strong type PADs	$V_{DD} = 5.0 \text{ V} \pm 10\%$	20	—	60 Ω
				$V_{DD} = 3.3 \text{ V} \pm 10\%$	18	—	50

Table 16. VERY STRONG/VERY FAST I/O output characteristics (continued)

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
F_{max_V}	CC	T	Maximum output frequency for Very Strong type PADs	CL = 25 pF $V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	50	MHz
				CL = 50 pF $V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	25	MHz
				CL = 25 pF $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	50	MHz
				CL = 50 pF $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	25	MHz
t_{TR_V}	CC	T	10–90% threshold transition time output pin VERY STRONG configuration	CL = 25 pF $V_{DD} = 5.0 \text{ V} \pm 10\%$	1	—	6	ns
				CL = 50 pF $V_{DD} = 5.0 \text{ V} \pm 10\%$	3	—	12	
				CL = 25 pF $V_{DD} = 3.3 \text{ V} \pm 10\%$	1.5	—	6	
				CL = 50 pF $V_{DD} = 3.3 \text{ V} \pm 10\%$	3	—	11	
$t_{TR20-80}$	CC	T	20–80% threshold transition time output pin VERY STRONG configuration (Flexray Standard)	CL = 25 pF $V_{DD} = 5.0 \text{ V} \pm 10\%$	0.8	—	4.5	ns
				CL = 15 pF $V_{DD} = 3.3 \text{ V} \pm 10\%$	1	—	4.5	
t_{TRTTL}	CC	T	TTL threshold transition time for output pin in VERY STRONG configuration (Ethernet standard)	CL = 25 pF $V_{DD} = 3.3 \text{ V} \pm 10\%$	0.88	—	5	ns
$\Sigma t_{TR20-80}$	CC	T	Sum of transition time 20–80% output pin VERY STRONG configuration	CL = 25 pF $V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	9	ns
				CL = 15 pF $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	9	
$ t_{SKEW_V} $	CC	T	Difference between rise and fall delay	CL = 25 pF $V_{DD} = 5.0 \text{ V} \pm 10\%$	0	—	1.2	ns
I_{DCMAX_V}	CC	D	Maximum DC current	$V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	9	mA

3.8.3 I/O pad current specifications

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in the device pin out IO definition excel file.

Table 17 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{RMSSEG} maximum value.

In order to ensure device functionality, the sum of the dynamic and static current of the I/O on a single segment should remain below the I_{DYNSEG} maximum value.

Pad mapping on each segment can be optimized using the pad usage information provided on the I/O Signal Description table.

Note: *In order to ensure the correct functionality for SENT, the sum of all pad usage ratio within the SENT segment should remain below 10%.*

Table 17. I/O consumption⁽¹⁾

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
Average consumption ⁽²⁾							
I_{RMSSEG}	SR	D	Sum of all the DC I/O current within a supply segment	—	—	—	80 mA
I_{RMS_W}	CC	D	RMS I/O current for WEAK configuration	$C_L = 25 \text{ pF}, 2 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	1.1 mA
				$C_L = 50 \text{ pF}, 1 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	1.1 mA
				$C_L = 25 \text{ pF}, 2 \text{ MHz}, V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	1.0 mA
				$C_L = 25 \text{ pF}, 1 \text{ MHz}, V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	1.0 mA
I_{RMS_M}	CC	D	RMS I/O current for MEDIUM configuration	$C_L = 25 \text{ pF}, 12 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	5.5 mA
				$C_L = 50 \text{ pF}, 6 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	5.5 mA
				$C_L = 25 \text{ pF}, 12 \text{ MHz}, V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	4.2 mA
				$C_L = 25 \text{ pF}, 6 \text{ MHz}, V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	4.2 mA

Table 17. I/O consumption⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
I_{RMS_S}	CC	D	RMS I/O current for STRONG configuration	$C_L = 25 \text{ pF}, 50 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	21
				$C_L = 50 \text{ pF}, 25 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	21
				$C_L = 25 \text{ pF}, 25 \text{ MHz}, V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	10
				$C_L = 25 \text{ pF}, 12.5 \text{ MHz}, V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	10
I_{RMS_V}	CC	D	RMS I/O current for VERY STRONG configuration	$C_L = 25 \text{ pF}, 50 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	23
				$C_L = 50 \text{ pF}, 25 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	23
				$C_L = 25 \text{ pF}, 50 \text{ MHz}, V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	16
				$C_L = 25 \text{ pF}, 25 \text{ MHz}, V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	16
Dynamic consumption ⁽³⁾							
I_{DYN_SEG}	SR	D	Sum of all the dynamic and DC I/O current within a supply segment	$V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	195
				$V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	150
I_{DYN_W}	CC	D	Dynamic I/O current for WEAK configuration	$C_L = 25 \text{ pF}, V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	16.7
				$C_L = 50 \text{ pF}, V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	16.8
				$C_L = 25 \text{ pF}, V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	12.9
				$C_L = 50 \text{ pF}, V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	12.9
I_{DYN_M}	CC	D	Dynamic I/O current for MEDIUM configuration	$C_L = 25 \text{ pF}, V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	18.2
				$C_L = 50 \text{ pF}, V_{DD} = 5.0 \text{ V} \pm 10\%$	—	—	18.4
				$C_L = 25 \text{ pF}, V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	14.3
				$C_L = 50 \text{ pF}, V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	16.4

Table 17. I/O consumption⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
I _{DYN_S}	CC	D	Dynamic I/O current for STRONG configuration	C _L = 25 pF, V _{DD} = 5.0 V ± 10%	—	—	57
				C _L = 50 pF, V _{DD} = 5.0 V ± 10%	—	—	63.5
				C _L = 25 pF, V _{DD} = 3.3 V ± 10%	—	—	31
				C _L = 50 pF, V _{DD} = 3.3 V ± 10%	—	—	33.5
I _{DYN_V}	CC	D	Dynamic I/O current for VERY STRONG configuration	C _L = 25 pF, V _{DD} = 5.0 V ± 10%	—	—	62
				C _L = 50 pF, V _{DD} = 5.0 V ± 10%	—	—	70
				C _L = 25 pF, V _{DD} = 3.3 V ± 10%	—	—	52
				C _L = 50 pF, V _{DD} = 3.3 V ± 10%	—	—	55

1. I/O current consumption specifications for the $4.5 \text{ V} \leq V_{DD_HV_IO} \leq 5.5 \text{ V}$ range are valid for VSIO_[VSIO_xx] = 1, and VSIO[VSIO_xx] = 0 for $3.0 \text{ V} \leq V_{DD_HV_IO} \leq 3.6 \text{ V}$.
2. Average consumption in one pad toggling cycle.
3. Stated maximum values represent peak consumption that lasts only a few ns during I/O transition. When possible (timed output) it is recommended to delay transition between pads by few cycles to reduce noise and consumption.

3.9 Reset pad (PORST, ESR0) electrical characteristics

The device implements dedicated bidirectional reset pins as below specified. $\overline{\text{PORST}}$ pin does not require active control. It is possible to implement an external pull-up to ensure correct reset exit sequence. Recommended value is $4.7\text{ K}\Omega$.

Figure 5. Startup Reset requirements




Figure 6 describes device behavior depending on supply signal on PORST:

1. $\overline{\text{PORST}}$ low pulse has too low amplitude: it is filtered by input buffer hysteresis. Device remains in current state.
2. $\overline{\text{PORST}}$ low pulse has too short duration: it is filtered by low pass filter. Device remains in current state.
3. $\overline{\text{PORST}}$ low pulse is generating a reset:
 - a) $\overline{\text{PORST}}$ low but initially filtered during at least WFRST. Device remains initially in current state.
 - b) $\overline{\text{PORST}}$ potentially filtered until WNFRST. Device state is unknown. It may either be reset or remains in current state depending on extra condition (temperature, voltage, device).
 - c) $\overline{\text{PORST}}$ asserted for longer than WNFRST. Device is under reset.

Figure 6. Noise filtering on reset signal




Table 18. Reset PAD electrical characteristics

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
V _{IHRES}	SR	P	Input high level TTL	V _{DD_HV} = 5.0 V ± 10%	2	—	V _{DD_HV_IO} +0.3
V _{ILRES}	SR	P	Input low level TTL	V _{DD_HV} = 5.0 V ± 10%	-0.3	—	0.8
V _{HYSRES}	CC	C	Input hysteresis TTL	V _{DD_HV} = 5.0 V ± 10%	0.3	—	—
V _{DD_POR}	CC	D	Minimum supply for strong pull-down activation	V _{DD_HV} = 5.0 V ± 10%	—	—	1.6

Table 18. Reset PAD electrical characteristics (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
I _{OL_R}	CC	P	Strong pull-down current ⁽¹⁾	V _{DD_HV} = 5.0 V ± 10%	12	—	mA
I _{WPU}	CC	P	Weak pull-up current absolute value	V _{IN} = 1.1 V ⁽²⁾ V _{DD_HV} = 5.0 V ± 10%	—	—	130
		P		V _{IN} = 0.69 * V _{DD_HV_IO} ⁽³⁾ V _{DD_HV} = 5.0 V ± 10%	15	—	—
I _{WPD}	CC	P	Weak pull-down current absolute value	V _{IN} = 0.69 * V _{DD_HV_IO} ⁽²⁾ V _{DD_HV} = 5.0 V ± 10%	—	—	130
		P		V _{IN} = 0.9 V V _{DD_HV} = 5.0 V ± 10%	15	—	—
W _{FRST}	CC	P	Input filtered pulse	V _{DD_HV} = 5.0 V ± 10%	—	—	500
W _{NFRST}	CC	P	Input not filtered pulse	V _{DD_HV} = 5.0 V ± 10%	2000	—	—

1. I_{OL_R} applies to PORST: Strong Pull-down is active on PHASE0 for PORST. Refer to the device pin out IO definition excel file for details regarding pin usage.

2. Maximum current when forcing a change in the pin level opposite to the pull configuration.

3. Minimum current when keeping the same pin level state than the pull configuration.

Table 19. Reset Pad state during power-up and reset

PAD	POWER-UP State	RESET state	DEFAULT state ⁽¹⁾	STANDBY state
PORST	Strong pull-down	Weak pull-down	Weak pull-down	Weak pull-up
ESR0	Strong pull-down	Strong pull-down	Weak pull-up	Weak pull-up


1. Before SW Configuration. Please refer to the Device Reference Manual, Reset Generation Module (MC_RGM) Functional Description chapter for the details of the power-up phases.

3.10 PLLs

Two phase-locked loop (PLL) modules are implemented to generate system and auxiliary clocks on the device.

Figure 7 depicts the integration of the two PLLs. Please, refer to device Reference Manual for more detailed schematic.

Figure 7. PLLs integration



3.10.1 PLL0

Table 20. PLL0 electrical characteristics

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
f_{PLL0IN}	SR	—	PLL0 input clock ⁽¹⁾	—	8	—	44	MHz
Δf_{PLL0IN}	SR	—	PLL0 input clock duty cycle ⁽¹⁾	—	40	—	60	%
f_{INFIN}	SR	—	PLL0 PFD (Phase Frequency Detector) input clock frequency	—	8	—	20	MHz
f_{PLL0VCO}	CC	P	PLL0 VCO frequency	—	600	—	1400	MHz
f_{PLL0PHI0}	CC	D	PLL0 output frequency	—	4.762	—	400	MHz
f_{PLL0PHI1}	CC	D	PLL0 output clock PHI1	—	20	—	175 ⁽²⁾	MHz
t_{PLL0LOCK}	CC	P	PLL0 lock time	—	—	—	100	μs
$ \Delta f_{\text{PLL0PHI0SPJ}} $ ⁽³⁾	CC	T	PLL0_PHI0 single period jitter $f_{\text{PLL0IN}} = 20$ MHz (resonator)	$f_{\text{PLL0PHI0}} = 400$ MHz, 6-sigma	—	—	200	ps

Table 20. PLL0 electrical characteristics (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
$ \Delta_{\text{PLL0PHI1SPJ}} ^{(3)}$	CC	T	PLL0_PHI1 single period jitter $f_{\text{PLL0IN}} = 20 \text{ MHz}$ (resonator)	$f_{\text{PLL0PHI1}} = 40 \text{ MHz}$, 6-sigma	—	—	300 ⁽⁴⁾ ps
$\Delta_{\text{PLL0LTJ}}^{(3)}$	CC	T	PLL0 output long term jitter ⁽⁴⁾ $f_{\text{PLL0IN}} = 20 \text{ MHz}$ (resonator), VCO frequency = 800 MHz	10 periods accumulated jitter (80 MHz equivalent frequency), 6-sigma pk-pk	—	—	± 250 ps
				16 periods accumulated jitter (50 MHz equivalent frequency), 6-sigma pk-pk	—	—	± 300 ps
				long term jitter (< 1 MHz equivalent frequency), 6-sigma pk-pk	—	—	± 500 ps
I_{PLL0}	CC	T	PLL0 consumption	FINE LOCK state	—	—	6 mA

1. PLL0IN clock retrieved directly from either internal RCOSC or external FXOSC clock. Input characteristics are granted when using internal RCOSC or external oscillator is used in functional mode.
2. If the PLL0_PHI1 is used as an input for PLL1, then the PLL0_PHI1 frequency shall obey the maximum input frequency limit set for PLL1 (87.5 MHz, according to [Table 21](#)).
3. Jitter values reported in this table refer to the internal jitter, and do not include the contribution of the divider and the path to the output CLKOUT pin.
4. $V_{\text{DD_LV}}$ noise due to application in the range $V_{\text{DD_LV}} = 1.20 \text{ V} \pm 5\%$, with frequency below PLL bandwidth (40 kHz) will be filtered.

3.10.2 PLL1

PLL1 is a frequency modulated PLL with Spread Spectrum Clock Generation (SSCG) support.

Table 21. PLL1 electrical characteristics

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
f_{PLL1IN}	SR	—	PLL1 input clock ⁽¹⁾	—	37.5	—	87.5 MHz
Δ_{PLL1IN}	SR	—	PLL1 input clock duty cycle ⁽¹⁾	—	35	—	65 %
f_{INFIN}	SR	—	PLL1 PFD (Phase Frequency Detector) input clock frequency	—	37.5	—	87.5 MHz
$f_{PLL1VCO}$	CC	P	PLL1 VCO frequency	—	600	—	1400 MHz
$f_{PLL1PHI0}$	CC	D	PLL1 output clock PHI0	—	4.762	—	$F_{SYS}^{(2)}$ MHz
$t_{PLL1LOCK}$	CC	P	PLL1 lock time	—	—	—	50 μ s
$f_{PLL1MOD}$	CC	T	PLL1 modulation frequency	—	—	—	250 kHz
$ \delta_{PLL1MOD} $	CC	T	PLL1 modulation depth (when enabled)	Center spread ⁽³⁾	0.25	—	2 %
				Down spread	0.5	—	4 %
$ \Delta_{PLL1PHI0SPJ} $ ⁽⁴⁾	CC	T	PLL1_PHI0 single period peak to peak jitter	$f_{PLL1PHI0} = 200$ MHz, 6-sigma	—	—	500 ⁽⁵⁾ ps
I_{PLL1}	CC	T	PLL1 consumption	FINE LOCK state	—	—	5 mA

1. PLL1IN clock retrieved directly from either internal PLL0 or external FXOSC clock. Input characteristics are granted when using internal PPL0 or external oscillator is used in functional mode.
2. Please refer to [Section 3.3: Operating conditions](#) for the maximum operating frequency.
3. The device maximum operating frequency F_{SYS} (max) includes the frequency modulation. If center modulation is selected, the FSYS must be below the maximum by MD (Modulation Depth Percentage), such that $FSYS(max)=FSYS(1+MD\%)$. Please refer to the Reference Manual for the PLL programming details.
4. Jitter values reported in this table refer to the internal jitter, and do not include the contribution of the divider and the path to the output CLKOUT pin.
5. 1.25 V \pm 5%, application noise below 40 kHz at V_{DD_LV} pin - no frequency modulation.

3.11 Oscillators

3.11.1 Crystal oscillator 40 MHz

Table 22. External 40 MHz oscillator electrical specifications

Symbol	C	Parameter	Conditions	Value		Unit	
				Min	Max		
f_{XTAL}	CC	D	Crystal Frequency Range ⁽¹⁾	—	4 ⁽²⁾	8	MHz
					>8	20	
					>20	40	
t_{cst}	CC	T	Crystal start-up time ^{(3),(4)}	$T_J = 150 \text{ }^{\circ}\text{C}$	—	5	ms
				$T_J = 165 \text{ }^{\circ}\text{C}$	—	6	
t_{rec}	CC	D	Crystal recovery time ⁽⁵⁾	—	—	0.5	ms
V_{IHEXT}	CC	D	EXTAL input high voltage ⁽⁶⁾ (External Reference)	$V_{REF} = 0.29 * V_{DD_HV_IO_JTAG}$	$V_{REF} + 0.75$	—	V
V_{ILEXT}	CC	D	EXTAL input low voltage ⁽⁶⁾ (External Reference)	$V_{REF} = 0.29 * V_{DD_HV_IO_JTAG}$	—	$V_{REF} - 0.75$	V
C_{S_EXTAL}	CC	D	Total on-chip stray capacitance on EXTAL pin ⁽⁷⁾	—	3	7	pF
C_{S_XTAL}	CC	D	Total on-chip stray capacitance on XTAL pin ⁽⁷⁾	—	3	7	pF
g_m	CC	P	Oscillator Transconductance	$f_{XTAL} = 4 - 8 \text{ MHz}$ $\text{freq_sel}[2:0] = 000$	3.9	13.6	mA/V
		D		$f_{XTAL} = 5 - 10 \text{ MHz}$ $\text{freq_sel}[2:0] = 001$	5	17.5	
		D		$f_{XTAL} = 10 - 15 \text{ MHz}$ $\text{freq_sel}[2:0] = 010$	8.6	29.3	
		P		$f_{XTAL} = 15 - 20 \text{ MHz}$ $\text{freq_sel}[2:0] = 011$	14.4	48	
		D		$f_{XTAL} = 20 - 25 \text{ MHz}$ $\text{freq_sel}[2:0] = 100$	21.2	69	
		D		$f_{XTAL} = 25 - 30 \text{ MHz}$ $\text{freq_sel}[2:0] = 101$	27	86	
		D		$f_{XTAL} = 30 - 35 \text{ MHz}$ $\text{freq_sel}[2:0] = 110$	33.5	115	
		P		$f_{XTAL} = 35 - 40 \text{ MHz}$ $\text{freq_sel}[2:0] = 111$	33.5	115	
V_{EXTAL}	CC	D	Oscillation Amplitude on the EXTAL pin after startup ⁽⁸⁾	$T_J = -40 \text{ }^{\circ}\text{C} \text{ to } 150 \text{ }^{\circ}\text{C}$	0.5	1.8	V
				$T_J = 150 \text{ }^{\circ}\text{C} \text{ to } 165 \text{ }^{\circ}\text{C}$	0.5	1.9	

Table 22. External 40 MHz oscillator electrical specifications (continued)

Symbol	C	Parameter	Conditions	Value		Unit	
				Min	Max		
V_{HYS}	CC	D	Comparator Hysteresis	$T_J = -40^{\circ}\text{C}$ to 150°C	0.1	1.0	V
				$T_J = 150^{\circ}\text{C}$ to 165°C	0.1	1.1	
I_{XTAL}	CC	D	XTAL current ^{(8),(9)}	$T_J = -40^{\circ}\text{C}$ to 150°C	—	14	mA
				$T_J = 150^{\circ}\text{C}$ to 165°C	—	15	

1. The range is selectable by UTEST miscellaneous DCF clients XOSC_LF_EN and XOSC_EN_40MHZ.
2. The XTAL frequency, if used to feed the PPL0 (or PLL1), shall obey the minimum input frequency limit set for PLL0 (or PLL1)
3. This value is determined by the crystal manufacturer and board design.
4. Proper PC board layout procedures must be followed to achieve specifications.
5. Crystal recovery time is the time for the oscillator to settle to the correct frequency after adjustment of the integrated load capacitor value.
6. Applies to an external clock input and not to crystal mode.
7. See crystal manufacturer's specification for recommended load capacitor (C_L) values. The external oscillator requires external load capacitors when operating from 8 MHz to 16 MHz. Account for on-chip stray capacitance (C_{S_EXTAL}/C_{S_XTAL}) and PCB capacitance when selecting a load capacitor value. When operating at 20 MHz/40 MHz, the integrated load capacitor value is selected via S/W to match the crystal manufacturer's specification, while accounting for on-chip and PCB capacitance.
8. Amplitude on the EXTAL pin after startup is determined by the ALC block, i.e., the Automatic Level Control Circuit. The function of the ALC is to provide high drive current during oscillator startup, but reduce current after oscillation in order to reduce power, distortion, and RFI, and to avoid over driving the crystal. The operating point of the ALC is dependent on the crystal value and loading conditions.
9. I_{XTAL} is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded. This is the maximum current during startup of the oscillator.

3.11.2 Crystal Oscillator 32 kHz

Table 23. 32 kHz External Slow Oscillator electrical specifications

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
f_{sxosc}	SR	T	Slow external crystal oscillator frequency	—	—	32768	Hz
g_{msxosc}	CC	P	Slow external crystal oscillator transconductance	—	9.5	—	$\mu\text{A/V}$
V_{sxosc}	CC	T	Oscillation Amplitude	—	0.5	—	V
I_{sxosc}	CC	D	Oscillator consumption	—	—	—	μA
T_{sxosc}	CC	T	Start up time	—	—	—	s

3.11.3 RC oscillator 16 MHz

Table 24. Internal RC oscillator electrical specifications

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
f_{Target}	CC	D	IRC target frequency	—	—	16	—
δf_{var_noT}	CC	P	IRC frequency variation without temperature compensation	$T < 150^\circ\text{C}$	-5	—	5
		T		$T < 165^\circ\text{C}$	-7	—	7
δf_{var_T}	CC	T	IRC frequency variation with temperature compensation	$T < 150^\circ\text{C}$	-3	—	3
				$T < 165^\circ\text{C}$	-4	—	4
δf_{var_SW}		T	IRC software trimming accuracy	Trimming temperature	-0.5	± 0.3	0.5
T_{start_noT}	CC	T	Startup time to reach within f_{var_noT}	Factory trimming already applied	—	—	5
T_{start_T}	CC	T	Startup time to reach within f_{var_T}	Factory trimming already applied	—	—	120
I_{FIRC}	CC	T	Current consumption on HV power supply ⁽¹⁾	After T_{start_T}	—	—	600
							μA

1. The consumption reported considers the sum of the RC oscillator 16 MHz IP, and the core logic clocked by the IP during Standby mode.

3.11.4 Low power RC oscillator

Table 25. 1024 kHz internal RC oscillator electrical characteristics

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
F_{sirc}	CC	T	Slow Internal RC oscillator frequency	—	—	1024	kHz
$\delta f_{\text{var_T}}$	CC	P	Frequency variation across temperature	-40 °C < T < 150 °C	-9	—	+9 %
$\delta f_{\text{var_V}}$	CC	P	Frequency variation across voltage	-40 °C < T < 150 °C	-5	—	+5 %
I_{sirc}	CC	T	Slow Internal RC oscillator current	T = 55 °C	—	—	6 μA
T_{sirc}	CC	T	Start up time, after switching ON the internal regulator.	—	—	—	12 μS

3.12 ADC system

3.12.1 ADC input description

Figure 8 shows the input equivalent circuit for SARn and SARB channels.

Figure 8. Input equivalent circuit (Fast SARn and SARB channels)




Table 26. ADC pin specification^{(1),(2)}

Symbol	C	Parameter	Conditions	Value		Unit	
				Min	Max		
I_LKG	CC	—	Input leakage current, two ADC channels on input-only pin.	See IO chapter Table 11: I/O input electrical characteristics , parameter I_LKG			
I_INJ1,2	SR	—	Injection current on analog input preserving functionality at full or degraded performances.	See Operating Conditions chapter Table 5: Operating conditions , I_INJ1 and I_INJ2 parameters.			
C_HV_ADC	SR	D	V_DD_HV_ADV external capacitance.	See Power Management chapter Table 38: External components integration , C_ADC parameter.			
C_P1	CC	D	Pad capacitance	See IO chapter Table 11: I/O input electrical characteristics , parameter C_P1			
C_P2	CC	D	Internal routing capacitance	SARB channels	—	pF	
				SARn 10bit channels	—		
				SARn 12bit channels	—		
C_S	CC	D	SAR ADC sampling capacitance	SARn 12bit	—	pF	
				SARn 10bit	—		

Table 26. ADC pin specification^{(1),(2)} (continued)

Symbol	C	Parameter	Conditions	Value		Unit	
				Min	Max		
R_{SWn}	CC	D	Analog switches resistance	SARB channels	0	1.8	kΩ
				SARn 10bit channels	0	0.8	
				SARn 12bit channels	0	1.8	
R_{AD}	CC	D	ADC input analog switches resistance	SARn 12bit	—	0.8	kΩ
				SARn 10bit	—	3.2	
R_{CMSW}	CC	D	Common mode switch resistance	sum of the two resistances	—	9	kΩ
R_{CMRL}	CC	D	Common mode resistive ladder		—	—	kΩ
$R_{SAFEVD}^{(3)}$	CC	D	Discharge resistance for ADC input-only pins (strong pull-down for safety)	$V_{DD_HV_IO} = 5.0 \text{ V} \pm 10\%$	—	300	Ω
				$V_{DD_HV_IO} = 3.3 \text{ V} \pm 10\%$	—	500	Ω
A_{BGAP}	CC	D	ADC digital bandgap accuracy	—	-1.5	+1.5	%

1. Specifications in this table apply to both packaged parts and Known Good Die (KGD) parts, except where noted.
2. All specifications in this table valid for the full input voltage range for the analog inputs.
3. It enables discharge of up to 100 nF from 5 V every 300 ms. Please refer to the device pin out IO definition excel file, for the pads supporting it.

3.12.2 SAR ADC 12 bit electrical specification

The SARn ADCs are 12-bit Successive Approximation Register analog-to-digital converters with full capacitive DAC. The SARn architecture allows input channel multiplexing.

Table 27. SARn ADC electrical specification⁽¹⁾

Symbol	C	Parameter	Conditions	Value		Unit	
				Min	Max		
f_{ADCK}	SR	P	Clock frequency	Standard frequency mode	7.5	13.33	MHz
				High frequency mode	>13.33	16.0	
$t_{ADCINIT}$	SR	—	ADC initialization time	—	1.5	—	μs
$t_{ADCBIASINIT}$	SR	—	ADC BIAS initialization time	—	5	—	μs
$t_{ADCPRECH}$	SR	T	ADC decharge time	Fast SAR	$1/f_{ADCK}$	—	μs
				Slow SAR (SARDAC_B)	$2/f_{ADCK}$	—	
ΔV_{PRECH}	SR	D	Decharge voltage precision	$T_J < 150 \text{ }^{\circ}\text{C}$	0	0.25	V
				$T_J < 165 \text{ }^{\circ}\text{C}$	0	0.3	
ΔV_{INTREF}	CC	P	Internal reference voltage precision	Applies to all internal reference points ($V_{SS_HV_ADR}$, $1/3 * V_{DD_HV_ADR}$, $2/3 * V_{DD_HV_ADR}$, $V_{DD_HV_ADR}$)	-0.20	0.20	V

Table 27. SARn ADC electrical specification⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value		Unit
				Min	Max	
$t_{ADC\text{SAMPLE}}$	SR	P	ADC sample time ⁽²⁾	Fast SAR – 12-bit configuration	$6/f_{ADCK}$	μs
				Fast SAR – 10-bit configuration mode 1 ⁽³⁾ (Standard frequency mode only)	$6/f_{ADCK}$	
				Fast SAR – 10-bit configuration mode 2 ⁽⁴⁾ (Standard frequency mode only)	$5/f_{ADCK}$	
				Fast SAR – 10-bit configuration mode 3 ⁽⁵⁾ (High frequency mode only)	$6/f_{ADCK}$	
				Slow SAR (SARADC_B) – 12-bit configuration	$12/f_{ADCK}$	
				Slow SAR (SARADC_B) – 10-bit configuration mode 1 ⁽³⁾ (Standard frequency mode only)	$12/f_{ADCK}$	
				Slow SAR (SARADC_B) – 10-bit configuration mode 2 ⁽⁴⁾ (Standard frequency mode only)	$10/f_{ADCK}$	
				Slow SAR (SARADC_B) – 10-bit configuration mode 3 ⁽⁵⁾ (High frequency mode only)	$12/f_{ADCK}$	
				Conversion of BIAS test channels through 20 k Ω input.	$40/f_{ADCK}$	
$t_{ADCEVAL}$	SR	P	ADC evaluation time	12-bit configuration	$12/f_{ADCK}$	μs
				10-bit configuration	$10/f_{ADCK}$	
$I_{ADCREFH}^{(6),(7)}$	CC	T	ADC high reference current	Run mode (average across all codes)	—	μA
				Power Down mode	—	
$I_{ADCREFL}^{(7)}$	CC	D	ADC low reference current	Run mode $V_{DD_HV_ADR_S} \leq 5.5 \text{ V}$	—	μA
				Power Down mode $V_{DD_HV_ADR_S} \leq 5.5 \text{ V}$	—	
$I_{ADV_S}^{(7)}$	CC	P	$V_{DD_HV_ADV}$ power supply current	Run mode	—	mA
				Power Down mode	—	

Table 27. SARn ADC electrical specification⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value		Unit	
				Min	Max		
TUE ₁₂	CC	T	Total unadjusted error in 12-bit configuration ⁽⁸⁾	T _J < 150 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-4	4	LSB (12b)
		P		T _J < 150 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-6	6	
		T		T _J < 150 °C, V _{DD_HV_ADV} > 3 V, 3 V > V _{DD_HV_ADR_S} > 2 V	-6	6	
		T		T _J < 165 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-9	9	
		T		T _J < 165 °C, V _{DD_HV_ADV} > 3 V, 3 V > V _{DD_HV_ADR_S} > 2 V	-11	11	
		D		High frequency mode, T _J < 150 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-12	12	
TUE ₁₀	CC	D	Total unadjusted error in 10-bit configuration ⁽⁸⁾	Mode 1, T _J < 150 °C, V _{DD_HV_ADV} > 3 V V _{DD_HV_ADR_S} > 3 V	-1.5	1.5	LSB (10b)
		D		Mode 1, T _J < 150 °C, V _{DD_HV_ADV} > 3 V, 3 V > V _{DD_HV_ADR_S} > 2 V	-2.0	2.0	
		D		Mode 1, T _J < 165 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-2.5	2.5	
		D		Mode 1, T _J < 165 °C, V _{DD_HV_ADV} > 3 V, 3 V > V _{DD_HV_ADR_S} > 2 V	-3.5	3.5	
		C		Mode 2, T _J < 150 °C, V _{DD_HV_ADV} > 3 V V _{DD_HV_ADR_S} > 3 V	-3.0	3.0	
		C		Mode 3, T _J < 150 °C, V _{DD_HV_ADV} > 3 V V _{DD_HV_ADR_S} > 3 V	-4.0	4.0	

Table 27. SARn ADC electrical specification⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value		Unit	
				Min	Max		
ΔTUE_{12}	CC	D	TUE degradation due to $V_{DD_HV_ADR}$ offset with respect to $V_{DD_HV_ADV}$	$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [0:25 \text{ mV}]$	-1	1	LSB (12b)
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [25:50 \text{ mV}]$	-2	2	
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75 \text{ mV}]$	-4	4	
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [75:100 \text{ mV}]$	-6	6	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [0:25 \text{ mV}]$	-2.5	2.5	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [25:50 \text{ mV}]$	-4	4	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75 \text{ mV}]$	-7	7	
TUE _{INJ2}	CC	T	TUE degradation addition, due to current injection in I _{INJ2} range. ⁽⁹⁾	See Table 5: Operating conditions , I _{INJ2} parameter.	+8		LSB
DNL ⁽⁸⁾	CC	P	Differential non-linearity	Standard frequency mode, $V_{DD_HV_ADV} > 4 \text{ V}$ $V_{DD_HV_ADR_S} > 4 \text{ V}$	-1	2	LSB (12b)
		T		High frequency mode, $V_{DD_HV_ADV} > 4 \text{ V}$ $V_{DD_HV_ADR_S} > 4 \text{ V}$	-1	2	

- Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.
- Minimum ADC sample times are dependent on adequate charge transfer from the external driving circuit to the internal sample capacitor. The time constant of the entire circuit must allow the sampling capacitor to charge within 1/2 LSB within the sampling window. Please refer to [Figure 8](#) for models of the internal ADC circuit, and the values to use in external RC sizing and calculating the sampling window duration.

3. Mode1 - 6 sampling cycles + 10 conversion cycles at 13.33 MHz.
4. Mode2 - 5 sampling cycles + 10 conversion cycles at 13.33 MHz.
5. Mode3 - 6 sampling cycles + 10 conversion cycles at 16 MHz.
6. $I_{ADCREFH}$ and $I_{ADCREFL}$ are independent from ADC clock frequency. It depends on conversion rate: consumption is driven by the transfer of charge between internal capacitances during the conversion.
7. Current parameter values are for a single ADC.
8. TUE and DNL are granted with injection current within the range defined in [Table 26](#), for parameters classified as T and D.
9. All channels of all SAR-ADC12bit and SAR-ADC10bit are impacted with same degradation, independently from the ADC and the channel subject to current injection.

3.12.3 SAR ADC 10 bit electrical specification

The ADC comparators are 10-bit Successive Approximation Register analog-to-digital converters with full capacitive DAC. The SARn architecture allows input channel multiplexing.

Table 28. ADC-Comparator electrical specification⁽¹⁾

Symbol		C	Parameter	Conditions	Value		Unit
					Min	Max	
f_{ADCK}	SR	P	Clock frequency	Standard frequency mode	7.5	13.33	MHz
		T		High frequency mode	>13.33	16.0	
$t_{ADCINIT}$	SR	—	ADC initialization time	—	1.5	—	μs
$t_{ADCBIASINIT}$	SR	—	ADC BIAS initialization time	—	5	—	μs
$t_{ADCINITSBY}$	SR	—	ADC initialization time in standby	Standby Mode	8	—	μs
$t_{ADCPRECH}$	SR	T	ADC precharge time	—	$1/f_{ADCK}$	—	μs
ΔV_{PRECH}	SR	D	Precharge voltage precision	$T_J < 150^\circ C$	0	0.25	V
				$T_J < 165^\circ C$	0	0.3	
$t_{ADCSAMPLE}$	SR	P	ADC sample time ⁽²⁾	—	$2/f_{ADCK}$	—	μs
$t_{ADCEVAL}$	SR	P	ADC evaluation time	10-bit ADC mode	$10/f_{ADCK}$	—	μs
		D		ADC comparator mode	$2/f_{ADCK}$	—	
$I_{ADCREFH}^{(3),(4)}$	CC	T	ADC high reference current	Run mode (average across all codes)	—	7	μA
				Power Down mode	—	1	
$I_{ADCREFL}^{(5)}$	CC	D	ADC low reference current	Run mode $V_{DD_HV_ADR_S} \leq 5.5\text{ V}$	—	15	μA
				Power Down mode $V_{DD_HV_ADR_S} \leq 5.5\text{ V}$	—	1	
$I_{ADV_S}^{(5)}$	CC	P	$V_{DD_HV_ADV}$ power supply current	Run mode	—	4	mA
				Power Down mode	—	0.04	

Table 28. ADC-Comparator electrical specification⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value		Unit	
				Min	Max		
TUE ₁₀	CC	T	Total unadjusted error in 10-bit configuration ⁽⁶⁾	$T_J < 150 \text{ }^\circ\text{C}$, $V_{DD_HV_ADV} > 3 \text{ V}$, $V_{DD_HV_ADR_S} > 3 \text{ V}$	-2	2	LSB (10b)
		P		$T_J < 150 \text{ }^\circ\text{C}$, $V_{DD_HV_ADV} > 3 \text{ V}$, $V_{DD_HV_ADR_S} > 3 \text{ V}$	-3	3	
		T		$T_J < 150 \text{ }^\circ\text{C}$, $V_{DD_HV_ADV} > 3 \text{ V}$, $3 \text{ V} > V_{DD_HV_ADR_S} > 2 \text{ V}$	-3	3	
		T		$T_J < 165 \text{ }^\circ\text{C}$, $V_{DD_HV_ADV} > 3 \text{ V}$, $V_{DD_HV_ADR_S} > 3 \text{ V}$	-3	3	
		T		$T_J < 165 \text{ }^\circ\text{C}$, $V_{DD_HV_ADV} > 3 \text{ V}$, $3 \text{ V} > V_{DD_HV_ADR_S} > 2 \text{ V}$	-4	4	
		D		High frequency mode, $T_J < 150 \text{ }^\circ\text{C}$, $V_{DD_HV_ADV} > 3 \text{ V}$, $V_{DD_HV_ADR_S} > 3 \text{ V}$	-3	3	

Table 28. ADC-Comparator electrical specification⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value		Unit	
				Min	Max		
ΔTUE_{10}	CC	D	TUE degradation due to $V_{DD_HV_ADR}$ offset with respect to $V_{DD_HV_ADV}$	$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [0:25 \text{ mV}]$	-1.0	1.0	LSB (10b)
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [25:50 \text{ mV}]$	-2.0	2.0	
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75 \text{ mV}]$	-3.5	3.5	
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [75:100 \text{ mV}]$	-6.0	6.0	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [0:25 \text{ mV}]$	-2.5	2.5	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [25:50 \text{ mV}]$	-4.0	4.0	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75 \text{ mV}]$	-7.0	7.0	
TUE _{INJ2}	CC	T	TUE degradation addition, due to current injection in I_{INJ2} range. ⁽⁵⁾	See Table 5: Operating conditions , I_{INJ2} parameter.		3	LSB
DNL ⁽⁶⁾	CC	P	Differential non-linearity std. mode	Standard frequency mode, $V_{DD_HV_ADV} > 4 \text{ V}$ $V_{DD_HV_ADR_S} > 4 \text{ V}$	-1	2	LSB (10b)
		T		High frequency mode, $V_{DD_HV_ADV} > 4 \text{ V}$ $V_{DD_HV_ADR_S} > 4 \text{ V}$	-1	2	

- Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.
- Minimum ADC sample times are dependent on adequate charge transfer from the external driving circuit to the internal sample capacitor. The time constant of the entire circuit must allow the sampling capacitor to charge within 1/2 LSB within the sampling window. Please refer to [Figure 8](#) for models of the internal ADC circuit, and the values to use in external RC sizing and calculating the sampling window duration.

3. $I_{ADCREFH}$ and $I_{ADCREFL}$ are independent from ADC clock frequency. It depends on conversion rate: consumption is driven by the transfer of charge between internal capacitances during the conversion.
4. Current parameter values are for a single ADC.
5. All channels of all SAR-ADC12bit and SAR-ADC10bit are impacted with same degradation, independently from the ADC and the channel subject to current injection.
6. TUE and DNL are granted with injection current within the range defined in [Table 26](#), for parameters classified as T and D.

3.12.4 S/D ADC electrical specification

The SDn ADCs are Sigma Delta 16-bit analog-to-digital converters with 333Ksps maximum output rate.

Table 29. SDn ADC electrical specification⁽¹⁾

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
$V_{IN_PK2PK}^{(2)}$	SR	V_{IN_PK2PK} Input range peak to peak $V_{INM} = V_{SS_HV_ADR_D}$ $V_{IN_PK2PK} = V_{INP}^{(3)} - V_{INM}^{(4)}$	Single ended $V_{INM} = V_{SS_HV_ADR_D}$	$V_{DD_HV_ADR_D}/GAIN$			V	
			Single ended $V_{INM} = 0.5*V_{DD_HV_ADR_D}$ GAIN = 1	$\pm 0.5*V_{DD_HV_ADR_D}$				
			Single ended $V_{INM} = 0.5*V_{DD_HV_ADR_D}$ GAIN = 2,4,8,16	$\pm V_{DD_HV_ADR_D}/GAIN$				
			Differential, $0 < V_{IN} < V_{DD_HV_IO_MAIN}$	$\pm V_{DD_HV_ADR_D}/GAIN$				
f_{ADCD_M}	SR	P	S/D modulator input Clock 3	$T_J < 150^{\circ}\text{C}$	4	14.4	16	MHz
f_{IN}	SR	P	Input signal frequency	—	0.01	—	75 ⁽⁵⁾	Khz
f_{ADCD_S}	SR	D	Output conversion rate	$T_J < 150^{\circ}\text{C}$	—	—	333	ksps
—	CC	D	Oversampling ratio	Internal modulator	24	—	256	—
External modulator	—	—	—	—	—	256	—	—
RESOLUTION	CC	D	S/D register resolution ⁽⁶⁾	2's complement notation	16			bit
GAIN	SR	D	ADC gain	Defined via ADC_SD[PGA] register. Only integer powers of 2 are valid gain values.	1	—	16	—

Table 29. SDn ADC electrical specification⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
δGAIN	CC	C D	Absolute value of the ADC gain error ^{(7),(8)}	Before calibration (applies to gain setting = 1)	—	—	1 %	
			After calibration, $\Delta V_{DD_HV_ADR_D} < 5\%$ $\Delta V_{DD_HV_ADV_D} < 10\%$ $\Delta T_J < 50^{\circ}\text{C}$	—	—	5	mV	
			After calibration, $\Delta V_{DD_HV_ADR_D} < 5\%$ $\Delta V_{DD_HV_ADV_D} < 10\%$ $\Delta T_J < 100^{\circ}\text{C}$	—	—	7.5		
			After calibration, $\Delta V_{DD_HV_ADR_D} < 5\%$ $\Delta V_{DD_HV_ADV_D} < 10\%$ $\Delta T_J < 150^{\circ}\text{C}$	—	—	10		
V _{OFFSET}	CC	P D	Conversion offset ^{(7),(8),(9)}	Before calibration (applies to all gain settings – 1, 2, 4, 8, 16)	—	10* (1+1/gain)	20	mV
				After calibration, $\Delta V_{DD_HV_ADR_D} < 10\%$ $\Delta T_J < 50^{\circ}\text{C}$	—	—	5	mV
				After calibration, $\Delta V_{DD_HV_ADR_D} < 10\%$ $\Delta T_J < 100^{\circ}\text{C}$	—	—	7.5	
				After calibration, $\Delta V_{DD_HV_ADR_D} < 10\%$ $\Delta T_J < 150^{\circ}\text{C}$	0.5	—	19	

Table 29. SDn ADC electrical specification⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
$\text{SNR}_{\text{DIFF}150}^{(10)}$	CC	P Signal to noise ratio in differential mode 150 ksps output rate ⁽¹¹⁾	4.0 < $V_{\text{DD_HV_ADV}}$ < 5.5 $V_{\text{DD_HV_ADR_D}} = V_{\text{DD_H}}$ V_{ADV} GAIN = 1 $T_J < 150^\circ\text{C}$	80	—	—	dBFS
			4.0 < $V_{\text{DD_HV_ADV}}$ < 5.5 $V_{\text{DD_HV_ADR_D}} =$ $V_{\text{DD_HV_ADV}}$ GAIN = 2 $T_J < 150^\circ\text{C}$	77	—	—	
			4.0 < $V_{\text{DD_HV_ADV}}$ < 5.5 $V_{\text{DD_HV_ADR_D}} =$ $V_{\text{DD_HV_ADV}}$ GAIN = 4 $T_J < 150^\circ\text{C}$	74	—	—	
			4.0 < $V_{\text{DD_HV_ADV}}$ < 5.5 $V_{\text{DD_HV_ADR_D}} =$ $V_{\text{DD_HV_ADV}}$ GAIN = 8 $T_J < 150^\circ\text{C}$	71	—	—	
			4.0 < $V_{\text{DD_HV_ADV}}$ < 5.5 $V_{\text{DD_HV_ADR_D}} =$ $V_{\text{DD_HV_ADV}}$ GAIN = 16 $T_J < 150^\circ\text{C}$	68	—	—	

Table 29. SDn ADC electrical specification⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
SNR _{DIFF333} ⁽¹⁰⁾	CC	P	Signal to noise ratio in differential mode 333 ksps output rate ⁽¹¹⁾	4.0 < V _{DD_HV_ADV} < 5.5 V _{DD_HV_ADR_D} = V _{DD_HV_ADV} GAIN = 1 T _J < 150 °C	71	—	—	dBFS
				4.0 < V _{DD_HV_ADV} < 5.5 V _{DD_HV_ADR_D} = V _{DD_HV_ADV} GAIN = 2 T _J < 150 °C	68	—	—	
				4.0 < V _{DD_HV_ADV} < 5.5 V _{DD_HV_ADR_D} = V _{DD_HV_ADV} GAIN = 4 T _J < 150 °C	65	—	—	
				4.0 < V _{DD_HV_ADV} < 5.5 V _{DD_HV_ADR_D} = V _{DD_HV_ADV} GAIN = 8 T _J < 150 °C	62	—	—	
				4.0 < V _{DD_HV_ADV} < 5.5 V _{DD_HV_ADR_D} = V _{DD_HV_ADV} GAIN = 16 T _J < 150 °C	60	—	—	

Table 29. SDn ADC electrical specification⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
$\text{SNR}_{\text{SE}150}^{(10)}$	CC	P	Signal to noise ratio in single ended mode 150 kspS output rate ⁽¹¹⁾	4.0 < $V_{\text{DD_HV_ADV}}$ < 5.5 $V_{\text{DD_HV_ADR_D}} = V_{\text{DD_HV_ADV}}$ GAIN = 1 $T_J < 150^\circ\text{C}$	74	—	—	dBFS
				4.0 < $V_{\text{DD_HV_ADV}}$ < 5.5 $V_{\text{DD_HV_ADR_D}} = V_{\text{DD_HV_ADV}}$ GAIN = 2 $T_J < 150^\circ\text{C}$	71	—	—	
				4.0 < $V_{\text{DD_HV_ADV}}$ < 5.5 $V_{\text{DD_HV_ADR_D}} = V_{\text{DD_HV_ADV}}$ GAIN = 4 $T_J < 150^\circ\text{C}$	68	—	—	
				4.0 < $V_{\text{DD_HV_ADV}}$ < 5.5 $V_{\text{DD_HV_ADR_D}} = V_{\text{DD_HV_ADV}}$ GAIN = 8 $T_J < 150^\circ\text{C}$	65	—	—	
				4.0 < $V_{\text{DD_HV_ADV}}$ < 5.5 $V_{\text{DD_HV_ADR_D}} = V_{\text{DD_HV_ADV}}$ GAIN = 16 $T_J < 150^\circ\text{C}$	62	—	—	
$\Delta_{\text{SNR}165\text{C}}$	CC	C	165 °C Signal to noise ratio impact	Any GAIN 150 °C < $T_J < 165^\circ\text{C}$	-9	—	—	dBFS
Δ_{SNRINJ2}	CC	T	TUE degradation addition, due to current injection in I_{INJ2} range.	See Table 5: Operating conditions , I_{INJ2} parameter ⁽¹²⁾	—	—	-9	dBFS
SFDR	CC	P	Spurious free dynamic range	GAIN = 1	60	—	—	dBc
				GAIN = 2	60	—	—	
				GAIN = 4	60	—	—	
				GAIN = 8	60	—	—	
				GAIN = 16	60	—	—	
Z_{DIFF}	CC	D	Differential input impedance ($f_{\text{ADCD_M}} = 16 \text{ MHz}$)	GAIN = 1	900	1125	1350	kΩ
				GAIN = 2	550	700	900	
				GAIN = 4	250	350	450	
				GAIN = 8	180	225	270	
				GAIN = 16	180	225	270	

Table 29. SDn ADC electrical specification⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
Z_{CM}	CC	D Common mode input impedance ($f_{ADCD_M} = 16$ MHz)	GAIN = 1	1250	1600	2000	kΩ	
			GAIN = 2	900	1150	1450		
			GAIN = 4	620	850	1050		
			GAIN = 8	450	580	720		
			GAIN = 16	450	580	720		
R_{BIAS}	CC	D	Bias resistance	—	120	160	200	kΩ
V_{BIAS}	CC	D	Bias voltage	—	—	$V_{DD_HV_ADR_D}/2$	—	V
ΔV_{INTCM}	CC	D	common mode input reference voltage	—	-12	$(V_{DD_HV_A}/DV + V_{SS_HV_A}/DV)/2$	+12	%
δV_{BIAS}	CC	D	Bias voltage accuracy	—	-2.5	—	+2.5	%
V_{cmrr}	CC	T	Common mode rejection ratio	—	55	—	—	dB
R_{Caaf}	SR	D	Anti-aliasing filter	External series resistance	—	—	20	kΩ
	CC	D		Filter capacitances	180	—	—	pF
$f_{PASSBAND}$	CC	D	Pass band ⁽¹³⁾	—	0.01	—	$0.333 * f_{ADCD_S}$	kHz
δ_{RIPPLE}	CC	D	Pass band ripple ⁽¹⁴⁾	$0.333 * f_{ADCD_Sin}$	-1	—	1	%
$F_{rolloff}$	CC	D	Stop band attenuation	[$0.5 * f_{ADCD_S}, 1.0 * f_{ADCD_S}$]	40	—	—	dB
				[$1.0 * f_{ADCD_S}, 1.5 * f_{ADCD_S}$]	45	—	—	
				[$1.5 * f_{ADCD_S}, 2.0 * f_{ADCD_S}$]	50	—	—	
				[$2.0 * f_{ADCD_S}, 2.5 * f_{ADCD_S}$]	55	—	—	
				[$2.5 * f_{ADCD_S}, f_{ADCD_M}/2$]	60	—	—	

Table 29. SDn ADC electrical specification⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
δ_{GROUP}	CC	D	Group delay	Within pass band – Tclk is $f_{\text{ADCD_M}} / 2$	—	—	—
				OSR = 24	—	—	191.5
				OSR = 28	—	—	223
				OSR = 32	—	—	254.5
				OSR = 36	—	—	286
				OSR = 40	—	—	317.5
				OSR = 44	—	—	349
				OSR = 48	—	—	380.5
				OSR = 56	—	—	443.5
				OSR = 64	—	—	506.5
				OSR = 72	—	—	569.5
				OSR = 75	—	—	550
				OSR = 80	—	—	632.5
				OSR = 88	—	—	695.5
				OSR = 96	—	—	758.5
				OSR = 112	—	—	884.5
				OSR = 128	—	—	1010.5
				OSR = 144	—	—	1136.5
				OSR = 160	—	—	1262.5
				OSR = 176	—	—	1388.5
				OSR = 192	—	—	1514.5
				OSR = 224	—	—	1766.5
				OSR = 256	—	—	2018.5
f_{HIGH}	CC	D	High pass filter 3dB frequency	Enabled	—	$10e-5 * f_{\text{ADCD_S}}$	—
t_{STARTUP}	CC	D	Start-up time from power down state	—	—	100	μs
t_{LATENCY}	CC	D	Latency between input data and converted data (input mux not changed) ⁽¹⁵⁾	HPF = ON	—	$\delta_{\text{GROUP}} + f_{\text{ADCD_S}}$	—
				HPF = OFF	—	δ_{GROUP}	—

Table 29. SDn ADC electrical specification⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
tSETTLING	CC	D	Settling time after mux change	Analog inputs are muxed HPF = ON	—	—	$2*\delta_{\text{GROUP}} + 3*f_{\text{ADCD_S}}$
				HPF = OFF	—	—	$2*\delta_{\text{GROUP}} + 2*f_{\text{ADCD_S}}$
tODRECOVERY	CC	D	Overdrive recovery time	After input comes within range from saturation HPF = ON	—	—	$2*\delta_{\text{GROUP}} + f_{\text{ADCD_S}}$
				HPF = OFF	—	—	$2*\delta_{\text{GROUP}}$
C _{S_D}	CC	D	S/D ADC sampling capacitance after sampling switch ⁽¹⁶⁾	GAIN = 1, 2, 4, 8	—	—	75*GAIN fF
				GAIN = 16	—	—	600 fF
IBIAS	CC	D	Bias consumption	At least 1 ADCD enabled	—	—	3.5 mA
I _{ADV_D}	CC	C	V _{DD_HV_ADV} power supply current (each ADC)	ADCD enabled	—	—	2.5 mA
ΣI _{ADR_D}	CC	C	Sum of all ADC reference consumption ⁽¹⁷⁾	ADCD enabled	—	—	80 μA

1. Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.
2. For input voltage above the maximum and below the clamp voltage of the input pad, there is no latch-up concern, and the signal will only be 'clipped'.
3. V_{INP} is the input voltage applied to the positive terminal of the SDADC.
4. V_{INM} is the input voltage applied to the negative terminal of the SDADC.
5. Maximum input of 166.67 KHz supported with reduced accuracy. See SNR specifications.
6. When using a GAIN setting of 16, the conversion result will always have a value of zero in the least significant bit. This gives an effective resolution of 15 bits.
7. Offset and gain error due to temperature drift can occur in either direction (+/-) for each of the SDADCs on the device.
8. Calibration of gain is possible when gain = 1. Offset Calibration should be done with respect to $0.5*V_{DD_HV_ADR_D}$ for "differential mode" and "single ended mode with negative input=0.5*V_{DD_HV_ADR_D}". Offset Calibration should be done with respect to 0 for "single ended mode with negative input=0". Both offset and Gain Calibration is guaranteed for ±5% variation of V_{DD_HV_ADR_D}, ±10% variation of V_{DD_HV_ADV}, and ± 50 °C temperature variation.
9. Conversion offset error must be divided by the applied gain factor (1, 2, 4, 8, or 16) to obtain the actual input referred offset error.
10. This parameter is guaranteed by bench validation with a small sample of devices across process variations, and tested in production to a value of 3 dB less.
11. S/D ADC is functional in the range $3.6 \text{ V} < V_{DD_HV_ADV} < 4.0 \text{ V}$ and, SNR parameter degrades by 12 dB. Degraded SNR value based on simulation.
12. All channels of all SD-ADCs are impacted with same degradation, independently from the ADC and the channel subject to current injection.

13. SNR value guaranteed only if external noise on the ADC input pin is attenuated by the required SNR value in the frequency range of $f_{ADCD_M} - f_{ADCD_S}$ to $f_{ADCD_M} + f_{ADCD_S}$, where f_{ADCD_M} is the input sampling frequency, and f_{ADCD_S} is the output sample frequency. A proper external input filter should be used to remove any interfering signals in this frequency range.
14. The $\pm 1\%$ passband ripple specification is equivalent to $20 * \log_{10} (0.99) = 0.087$ dB.
15. Propagation of the information from the pin to the register CDR[CDATA] and flags SFR[DFEF], SFR[DFFF] is given by the different modules that need to be crossed: delta/sigma filters, high pass filter, fifo module, clock domain synchronizers. The time elapsed between data availability at pin and internal S/D module registers is given by the below formula:
$$\text{REGISTER LATENCY} = t_{LATENCY} + 0.5/f_{ADCD_S} + 2(\sim+1)f_{ADCD_M} + 2(\sim+1)f_{PBRIDGE_X_CLK}$$
 where f_{ADCD_S} is the frequency of the sampling clock, f_{ADCD_M} is the frequency of the modulator, and $f_{PBRIDGE_X_CLK}$ is the frequency of the peripheral bridge clock feeds to the ADC S/D module. The $(\sim+1)$ symbol refers to the number of clock cycles uncertainty (from 0 to 1 clock cycle) to be added due to resynchronization of the signal during clock domain crossing. Some further latency may be added by the target module (core, DMA, interrupt) controller to process the data received from the ADC S/D module.
16. This capacitance does not include pin capacitance, that can be considered together with external capacitance, before sampling switch.
17. Consumption is given after power-up, when steady state is reached. Extra consumption up to 2 mA may be required during internal circuitry set-up.

3.13 Temperature Sensor

The following table describes the temperature sensor electrical characteristics.

Table 30. Temperature sensor electrical characteristics

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
—	CC	—	Temperature monitoring range	—	-40	—	165 °C
T _{SENS}	CC	T	Sensitivity	—	—	5.18	— mV/°C
T _{ACC}	CC	P	Accuracy	T _J < 150 °C	-3	—	3 °C
		C		T _J < 165 °C	-7	—	7

3.14 LFAST pad electrical characteristics

The LFAST(LVDS Fast Asynchronous Serial Transmission) pad electrical characteristics apply to both the SIPI and high-speed debug serial interfaces on the device. The same LVDS pad is used for the Microsecond Channel (MSC) and DSPI LVDS interfaces, with different characteristics given in the following tables.

3.14.1 LFAST interface timing diagrams

Figure 9. LFAST and MSC/DSPI LVDS timing definition




Figure 10. Power-down exit time





Figure 11. Rise/fall time



3.14.2 LFAST and MSC/DSPI LVDS interface electrical characteristics

The following table contains the electrical characteristics for the LFAST interface.

Table 31. LVDS pad startup and receiver electrical characteristics^{(1),(2)}

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
STARTUP^{(3),(4)}								
t _{STRT_BIAS}	CC	T	Bias current reference startup time ⁽⁵⁾	—	—	0.5	4	μs
t _{PD2NM_TX}	CC	T	Transmitter startup time (power down to normal mode) ⁽⁶⁾	—	—	0.4	2.75	μs

Table 31. LVDS pad startup and receiver electrical characteristics^{(1),(2)} (continued)

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
t _{SM2NM_TX}	CC	T	Transmitter startup time (sleep mode to normal mode) ⁽⁷⁾	Not applicable to the MSC/DSPI LVDS pad	—	0.4	0.6	μs
t _{PD2NM_RX}	CC	T	Receiver startup time (power down to normal mode) ⁽⁸⁾	—	—	20	40	ns
t _{PD2SM_RX}	CC	T	Receiver startup time (power down to sleep mode) ⁽⁹⁾	Not applicable to the MSC/DSPI LVDS pad	—	20	50	ns
I _{LVDS_BIAS}	CC	D	LVDS bias current consumption	Tx or Rx enabled	—	—	0.95	mA
TRANSMISSION LINE CHARACTERISTICS (PCB Track)								
Z ₀	SR	D	Transmission line characteristic impedance	—	47.5	50	52.5	Ω
Z _{DIFF}	SR	D	Transmission line differential impedance	—	95	100	105	Ω
RECEIVER								
V _{ICOM}	SR	T	Common mode voltage	—	0.15 (10)	—	1.6 ⁽¹¹⁾	V
Δv _I	SR	T	Differential input voltage ⁽¹²⁾	—	100	—	—	mV
V _{HYS}	CC	T	Input hysteresis	—	25	—	—	mV
R _{IN}	CC	D	Terminating resistance	V _{DD_HV_IO} = 5.0 V ± 10% -40 °C < T _J < 150 °C	80	—	150	Ω
				V _{DD_HV_IO} = 3.3 V ± 10% -40 °C < T _J < 150 °C	80	—	175	
				V _{DD_HV_IO} = 5.0 V ± 10% -40 °C < T _J < 165 °C	80	—	170	
				V _{DD_HV_IO} = 3.3 V ± 10% -40 °C < T _J < 165 °C	80	—	180	
C _{IN}	CC	D	Differential input capacitance ⁽¹³⁾	—	—	3.5	6.0	pF
I _{LVDS_RX}	CC	C	Receiver DC current consumption	Enabled	—	—	1.6	mA
I _{PIN_RX}	CC	D	Maximum consumption on receiver input pin	Δv _I = 400 mV, R _{IN} = 80 Ω	—	—	5	mA

- The LVDS pad startup and receiver electrical characteristics in this table apply to both the LFAST & High-speed Debug (HSD) LVDS pad, and the MSC/DSPI LVDS pad except where noted in the conditions.
- All LVDS pad electrical characteristics are valid from -40 °C to 150 °C.
- All startup times are defined after a 2 peripheral bridge clock delay from writing to the corresponding enable bit in the LVDS control registers (LCR) of the LFAST and High-speed Debug modules. The value of the LCR bits for the LFAST/HSD modules don't take effect until the corresponding SIUL2 MSCR ODC bits are set to LFAST LVDS mode. Startup times for MSC/DSPI LVDS are defined after 2 peripheral bridge clock delay after selecting MSC/DSPI LVDS in the corresponding SIUL2 MSCR ODC field.

4. Startup times are valid for the maximum external loads CL defined in both the LFAST/HSD and MSC/DSPI transmitter electrical characteristic tables.
5. Bias startup time is defined as the time taken by the current reference block to reach the settling bias current after being enabled.
6. Total transmitter startup time from power down to normal mode is $t_{\text{STRT_BIAS}} + t_{\text{PD2NM_TX}} + 2$ peripheral bridge clock periods.
7. Total transmitter startup time from sleep mode to normal mode is $t_{\text{SM2NM_TX}} + 2$ peripheral bridge clock periods. Bias block remains enabled in sleep mode.
8. Total receiver startup time from power down to normal mode is $t_{\text{STRT_BIAS}} + t_{\text{PD2NM_RX}} + 2$ peripheral bridge clock periods.
9. Total receiver startup time from power down to sleep mode is $t_{\text{PD2SM_RX}} + 2$ peripheral bridge clock periods. Bias block remains enabled in sleep mode.
10. Absolute min = $0.15 \text{ V} - (285 \text{ mV}/2) = 0 \text{ V}$
11. Absolute max = $1.6 \text{ V} + (285 \text{ mV}/2) = 1.743 \text{ V}$
12. Value valid for LFAST mode. The LXRXOP[0] bit in the LFAST LVDS Control Register (LCR) must be set to one to ensure proper LFAST receive timing.
13. Total internal capacitance including receiver and termination, co-bonded GPIO pads, and package contributions. For bare die devices, subtract the package value given in [Figure 12](#).

Table 32. LFAST transmitter electrical characteristics^{(1),(2),(3)}

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
f_{DATA}	SR	D	Data rate	—	—	320	Mbps
V_{OS}	CC	P	Common mode voltage	—	1.08	—	V
$ \Delta V_{\text{ODI}} $	CC	P	Differential output voltage swing (terminated) ^{(4),(5)}	—	110	—	mV
t_{TR}	CC	T	Rise time from $- \Delta V_{\text{OD}}(\text{min}) $ to $+ \Delta V_{\text{OD}}(\text{min}) $. Fall time from $+ \Delta V_{\text{OD}}(\text{min}) $ to $- \Delta V_{\text{OD}}(\text{min}) $	—	0.26	—	ns
C_L	SR	D	External lumped differential load capacitance ⁴	$V_{\text{DD_HV_IO}} = 4.5 \text{ V}$	—	—	6.0
				$V_{\text{DD_HV_IO}} = 3.0 \text{ V}$	—	—	4.0
$I_{\text{LVDS_TX}}$	CC	C	Transmitter DC current consumption	Enabled	—	—	mA
$I_{\text{PIN_TX}}$	CC	D	Transmitter DC current sourced through output pin	—	1.1	—	mA

1. This table is applicable to LFAST LVDS pads used in LFAST configuration (SIUL2_MSCR_IO_n.ODC=101).
2. The LFAST and High-Speed Debug LFAST pad electrical characteristics are based on worst case internal capacitance values shown in [Figure 12](#).
3. All LFAST and High-Speed Debug LVDS pad electrical characteristics are valid from -40°C to 165°C .
4. Valid for maximum data rate f_{DATA} . Value given is the capacitance on each terminal of the differential pair, as shown in [Figure 12](#).
5. Valid for maximum external load C_L .

Table 33. MSC/DSPI LVDS transmitter electrical characteristics (1),(2),(3)

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
f _{DATA}	SR	D	Data rate	—	—	80	Mbps	
V _{OS}	CC	P	Common mode voltage	—	1.08	—	V	
ΔVOD	CC	P	Differential output voltage swing (terminated) ^{(4),(5)}	—	150	—	mV	
t _{TR}	CC	T	Rise time from - ΔVOD(min) to + ΔVOD(min) . Fall time from + ΔVOD(min) to - ΔVOD(min) ⁽⁶⁾	—	0.8	—	ns	
C _L	SR	D	External lumped differential load capacitance ⁴	V _{DD_HV_IO} = 4.5 V	—	50	pF	
				V _{DD_HV_IO} = 3.0 V	—	39		
I _{LVDS_TX}	CC	C	Transmitter DC current consumption	Enabled	—	5.0	mA	
I _{PIN_TX}	CC	D	Transmitter DC current sourced through output pin	—	1.5	—	4.0	mA

1. This table is applicable to MSC/DSPI LVDS pads used in MSC configuration (SIUL2_MSCR_IO_n.ODC=100).
2. The MSC and DSPI LVDS pad electrical characteristics are based on the application circuit and typical worst case internal capacitance values given in [Figure 12](#).
3. All MSC and DSPI LVDS pad electrical characteristics are valid from -40 °C to 165 °C.
4. Valid for maximum data rate f_{DATA}. Value given is the capacitance on each terminal of the differential pair, as shown in [Figure 12](#).
5. Valid for maximum external load C_L.
6. The transition time is measured from 10% to 90% of the voltage transition from -|ΔVOD|(min) to +|ΔVOD|(min).


Table 34. MSC LVDS transmitter electrical characteristics for LFAST pads. (1),(2),(3)

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
f _{DATA}	SR	D	Data rate	—	—	320	Mbps	
V _{OS}	CC	P	Common mode voltage	—	1.08	—	V	
ΔVOD	CC	P	Differential output voltage swing (terminated) ^{(4),(5)}	—	120	—	mV	
t _{TR}	CC	T	Rise time from - ΔVOD(min) to + ΔVOD(min) . Fall time from + ΔVOD(min) to - ΔVOD(min) ⁽⁶⁾	—	0.26	—	ns	
C _L	SR	D	External lumped differential load capacitance ⁴	V _{DD_HV_IO} = 4.5 V	—	12.0	pF	
				V _{DD_HV_IO} = 3.0 V	—	8.5		
I _{LVDS_TX}	CC	C	Transmitter DC current consumption	Enabled	—	5.0	mA	
I _{PIN_TX}	CC	D	Transmitter DC current sourced through output pin	—	1.5	—	4.0	mA

1. This table is applicable to LFAST LVDS pads used in MSC configuration (SIUL2_MSCR_IO_n.ODC=100).
2. The MSC and DSPI LVDS pad electrical characteristics are based on the application circuit and typical worst case internal capacitance values given in [Figure 12](#).

3. All MSC and DSPI LVDS pad electrical characteristics are valid from -40 °C to 165 °C.
4. Valid for maximum data rate f_{DATA} . Value given is the capacitance on each terminal of the differential pair, as shown in [Figure 12](#).
5. Valid for maximum external load C_L .
6. The transition time is measured from 10% to 90% of the voltage transition from $-|\Delta V_{\text{OD}}|(min)$ to $+|\Delta V_{\text{OD}}|(min)$.

Figure 12. LVDS pad external load diagram



3.14.3 LFAST PLL electrical characteristics

The following table contains the electrical characteristics for the LFAST PLL.

Table 35. LFAST PLL electrical characteristics⁽¹⁾

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
$f_{\text{RF_REF}}$	SR	D	PLL reference clock frequency (CLKIN)	—	10 ⁽²⁾	—	30 MHz
ERR_{REF}	CC	D	PLL reference clock frequency error	—	-1	—	1 %

Table 35. LFAST PLL electrical characteristics⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
DC _{REF}	CC	D	PLL reference clock duty cycle (CLKIN)	—	30	—	70 %
PN	CC	D	Integrated phase noise (single side band)	f _{RF_REF} = 20 MHz	—	—	-58 dBc
f _{VCO}	CC	P	PLL VCO frequency	—	312	—	320 ⁽³⁾ MHz
t _{LOCK}	CC	D	PLL phase lock	—	—	—	150 ⁽⁴⁾ µs
ΔPER _{REF}	SR	T	Input reference clock jitter (peak to peak)	Single period, f _{RF_REF} = 20 MHz	—	—	350 ps
		T		Long term, f _{RF_REF} = 20 MHz	-500	—	500 ps
ΔPER _{EYE}	CC	T	Output Eye Jitter (peak to peak) ⁽⁵⁾	—	—	—	400 ps

1. The specifications in this table apply to both the interprocessor bus and debug LFAST interfaces.
2. If the input frequency is lower than 20 MHz, it is required to set a input division factor of 1.
3. The 320 MHz frequency is achieved with a 20 MHz reference clock.
4. The total lock time is the sum of the coarse lock time plus the programmable lock delay time 2 clock cycles of the peripheral bridge clock that is connected to the PLL on the device (to set the PLL enable bit).
5. Measured at the transmitter output across a 100 Ω termination resistor on a device evaluation board. See [Figure 12](#).

3.15 Aurora LVDS electrical characteristics

The following table describes the Aurora LVDS electrical characteristics.

Note: *The Aurora interface is AC coupled, so there is no common-mode voltage specification*

Table 36. Aurora LVDS electrical characteristics^{(1),(2)}

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
Transmitter							
F _{TX}	CC	D	Transmit Data Rate	—	—	—	1.25 Gbps
ΔV _{OD_LVDS}	CC	T	Differential output voltage swing (terminated) ⁽³⁾	—	±400	±600	±800 mV
t _{TR_LVDS}	CC	T	Rise/Fall time (10%–90% of swing)	—	60	—	— ps
R _{V_L_Tx}	SR	D	Differential Terminating resistance	—	81	100	120 W
T _{Loss}	CC	D	Transmission Line Loss due to loading effects	—	—	—	6 ⁽⁴⁾ dB
Transmission line characteristics (PCB track)							
L _{LINE}	SR	D	Transmission line length	—	—	—	20 cm
Z _{LINE}	SR	D	Transmission line characteristic impedance	—	45	50	55 W
C _{AC_CLK}	SR	D	Clock Receive Pin External AC Coupling Capacitance	Values are nominal, valid for +/-50% tolerance	100	—	270 pF
C _{AC_TX}	SR	D	Transmit Lane External AC Coupling Capacitance	Values are nominal, valid for +/-50% tolerance	250	—	2000 pF
Receiver							
F _{RX}	CC	D	Receive Clock Rate	T _J = 150 °C	—	—	1.25 Gbps
				T _J = 165 °C	—	—	1
ΔV _{I_L}	SR	T	Differential input voltage (peak to peak)	—	200	—	1000 mV
R _{V_L_Rx}	CC	D	Differential Terminating resistance	—	81	100	120 W

1. All Aurora electrical characteristics are valid from –40 °C to 150 °C, except where noted.
2. All specifications valid for maximum transmit data rate F_{TX}.
3. The minimum value of 400 mV is only valid for differential terminating resistance (R_{V_L}) = 99 ohm to 101 ohm. The differential output voltage swing tracks with the value of R_{V_L}.
4. Transmission line loss maximum value is specified for the maximum drive level of the Aurora transmit pad.

3.16 Power management

The power management module monitors the different power supplies as well as it generates the required internal supplies. The device can operate in the following configurations:

Table 37. Power management regulators

Device	External regulator ⁽¹⁾	Internal SMPS regulator ⁽²⁾	Internal linear regulator external ballast	Internal linear regulator internal ballast	Auxiliary regulator ⁽³⁾	Clamp regulator ⁽³⁾	Internal standby regulator ⁽⁴⁾
SPC58NE84E7	X	X	—	—	—	—	—
SPC58NE84C3	X	—	X	—	X	X	X
SPC58NE84H0	X	X	X	—	X	X	X

1. The application can select between the internal or external regulator mode, by controlling the EXTREG_SEL pin of the device. If EXTREG_SEL is connected to VDD_HV_IO_MAIN, the external regulator mode is selected.
2. Parts with SMPS enabled can only be used in this mode and EXTREG_SEL has to be set to V_{SS}.
3. In external regulator mode, the auxiliary and clamp regulators can be optionally enabled, to support the compensation of overshoots and undershoots in the supply. In internal regulator mode, the auxiliary and clamp regulators are always active. In SMPS regulator mode, the auxiliary and clamp regulators cannot be enabled. In parts packaged with LQFP176, the auxiliary and clamp regulators cannot be enabled.
4. Standby regulator is automatically activated when the device enters standby mode. Standby mode is not supported if the device operates in External regulator mode or SMPS regulator mode. Emulation Device calibration and trace features are not supported in standby mode.

3.16.1 Power management integration

Use the integration schemes provided below to ensure the proper device function, according to the selected regulator configuration.

The internal regulators are supplied by V_{DD_HV_IO_MAIN} supply and are used to generate V_{DD_LV} supply.

Place capacitances on the board as near as possible to the associated pins and limit the serial inductance of the board to less than 5 nH.

Figure 13. External regulator mode




Figure 14. Internal regulator with external ballast mode




Figure 15. SMPS Regulator Mode




Figure 16. Standby regulator with external ballast mode




Table 38. External components integration

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
Common Components							
C _E	SR	D	Internal voltage regulator stability external capacitance. ^{(2) (3)}	—	2x2.2	—	µF
R _E	SR	D	Stability capacitor equivalent serial resistance	Total resistance including board track	—	—	50 mΩ
C _{LVn}	SR	D	Internal voltage regulator decoupling external capacitance ^{(2) (4) (5)}	Each V _{DD_LV} /V _{SS} pair	—	47	— nF

Table 38. External components integration (continued)

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
R _{LVn}	SR	D	Stability capacitor equivalent serial resistance	—	—	—	50 mΩ
C _{BV}	SR	D	Bulk capacitance for HV supply ⁽²⁾	—	—	4.7	— μF
C _{Hvn}	SR	D	Decoupling capacitance for ballast and IOs ⁽²⁾	on all V _{DD_HV_IO} /V _{SS} and V _{DD_HV_ADR} /V _{SS} pairs	—	100	— nF
C _{FLA}	SR	D	Decoupling capacitance for flash supply ⁽⁶⁾	—	—	10	— nF
C _{ADC}	SR	D	ADC supply external capacitance ⁽²⁾	V _{DD_HV_ADV} /V _{SS_HV_ADV} pair.	—	2.2	— μF
Internal Linear Regulator with External Ballast Mode							
Q _{EXT}	SR	D	Recommended external NPN transistors	NJD2873T4, BCP68			
V _Q	SR	D	External NPN transistor collector voltage	—	2.0	—	V _{DD_HV_IO_MAIN} V
C _B	SR	D	Internal voltage regulator stability external capacitance on ballast base ^{(5) (7)}	—	—	2.2	— μF
R _B	SR	D	Stability capacitor equivalent serial resistance	Total resistance including board track	—	—	50 mΩ
SMPS Regulator Mode							
Common Configuration ⁽⁸⁾							
PMOS	SR	D	Recommended PMOS transistor for SMPS mode	PMPB100XPEA			
NMOS	SR	D	Recommended NMOS transistor for SMPS mode	PMPB55XNEA			
C _{S2}	SR	D	SMPS External capacitance on HV supply ⁽²⁾	—	-50%	47 ⁽⁹⁾	+35 μF
Option A							
C _{S1_A}	SR	D	SMPS External capacitance on LV supply ⁽²⁾	—	-50%	2x10	+35 μF
L _{S_A}	SR	D	SMPS External inductance	—	-30%	10	+30% μH
Option B							
C _{S1_B}	SR	D	SMPS External capacitance on LV supply ⁽¹⁰⁾	—	-35%	3x10	+35% μF
L _{S_B}	SR	D	SMPS External inductance	—	-30%	4.7	+30% μH

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_J = -40 / 165 °C, unless otherwise specified.

2. Recommended X7R or X5R ceramic -50% / +35% variation across process, temperature, voltage and after aging.

3. CE capacitance is required both in internal and external regulator mode.

4. For noise filtering, add a high frequency bypass capacitance of 10 nF.

5. For BGA and KGD applications it is recommended to implement at least 5 C_{LV} capacitances.
6. Recommended X7R capacitors. For noise filtering, add a high frequency bypass capacitance of 100 nF.
7. CB capacitance is required if only the external ballast is implemented.
8. The application has to implement one of the two recommended combinations of external components for the SMPS regulator:
PMOS, NMOS and CS2 (common), plus CS1_A and LS_A (option A), or
PMOS, NMOS and CS2 (common), plus CS1_B and LS_B (option B).
9. The value of the capacitance on the HV supply reported in the datasheet is a general recommendation. The application can select a different number, based on the external regulator and emc requirements.
10. Recommended X7R or X5R ceramic –35% / +35% variation across process, temperature, voltage and after aging.

3.16.2 Voltage regulators

Table 39. Linear regulator specifications

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
V_{MREG}	CC	P	Main regulator output voltage	Power-up, before trimming, no load	1.12	1.20	1.28	V
	CC	P		After trimming, maximum load	1.08	1.18	1.23	
IDD_{MREG}	CC	T	Main regulator current provided to V_{DD_LV} domain The maximum current required by the device (I_{DD_LV}) may exceed the maximum current which can be provided by the internal linear regulator. In this case, the internal regulator mode cannot be used.	—	—	—	700	mA
IDD_{CLAMP}	CC	D	Main regulator rush current sunked from $V_{DD_HV_IO_MAIN}$ domain during V_{DD_LV} domain loading	Power-up condition	—	—	400	mA
ΔIDD_{MREG}	CC	T	Main regulator current variation	20 μ s observation window	—	—	—	mA
$I_{MREGINT}$	CC	D	Main regulator current consumption	$I_{MREG} = \text{max}$	—	—	22	mA
		D		$I_{MREG} = 0$ mA	—	—	—	

Table 40. Auxiliary regulator specifications

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
V_{AUX}	CC	P	Aux regulator output voltage	After trimming, internal regulator mode	1.08	1.18	1.21	V
	CC	P		After trimming, external regulator mode	1.03	1.12	1.16	
IDD_{AUX}	CC	T	Aux regulator current provided to V_{DD_LV} domain	—	—	—	250	mA
ΔIDD_{AUX}	CC	T	Aux regulator current variation	20 μ s observation window	-100	—	100	mA
I_{AUXINT}	CC	D	Aux regulator current consumption	$I_{MREG} = \text{max}$	—	—	1.1	mA
		D		$I_{MREG} = 0$ mA	—	—	1.1	

Table 41. Clamp regulator specifications

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
V _{CLAMP}	CC	P	Clamp regulator output voltage	After trimming, internal regulator mode	1.17	1.21	1.32
	CC	P		After trimming, external regulator mode	1.24	1.28	1.39
ΔIDD _{CLAMP}	CC	T	Clamp regulator current variation	20 µs observation window	-100	—	100 mA
I _{CLAMPINT}	CC	D	Clamp regulator current consumption	I _{MREG} = 0 mA	—	—	0.7 mA

Table 42. Standby regulator specifications

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
V _{SBY}	CC	P	Standby regulator output voltage	After trimming, maximum load	1.02	1.06	1.26 V
IDD _{SBY}	CC	T	Standby regulator current provided to V _{DD_LV} domain	—	—	50 mA	

Table 43. SMPS Regulator specifications

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
V _{DD_HV_IO}	SR	P	SMPS Regulator Supply Voltage ⁽¹⁾	—	4.5	—	5.5 V
V _{SMPS}	CC	P	SMPS regulator output voltage	After trimming, max load	1.14	1.20	1.26 V
δV _{SMPS}	CC	T	SMPS regulator output voltage tolerance	after trimming, < 20 µs observation window	-5%	—	+5%
F _{SMPS}	CC	T	SMPS regulator switching frequency	—	-5%	727	+5% kHz
IDD _{SMPS}	CC	P	SMPS regulator current provided to V _{DD_LV} domain	—	—	—	1000 mA
IDD _{CLAMP}	CC	D	SMPS regulator rush current sunked from VDD_HV_IO_MAIN domain during VDD_LV domain loading	Power-up condition	—	—	400 mA
ΔIDD _{SMPS}	CC	T	SMPS regulator current variation	20 µs observation window	-100	—	100 mA

1. SMPS regulator is functional in the range 2.85 V < V_{DD_HV_IO} < 4.5 V, but at a reduced efficiency.

3.16.3 Voltage monitors

The monitors and their associated levels for the device are given in Table 44. Figure 17 illustrates the workings of voltage monitoring threshold.

Figure 17. Voltage monitor threshold definition




Table 44. Voltage monitor electrical characteristics

Symbol	C	Supply/Parameter	Conditions	Value ⁽¹⁾			Unit
				Min	Typ	Max	
PowerOn Reset HV							
V _{POR200_C}	CC	P	V _{DD_HV_IO_MAIN}	—	1.80	2.18	2.40
Minimum Voltage Detectors HV							
V _{MVD270_C}	CC	P	V _{DD_HV_IO_MAIN}	—	2.71	2.76	2.80
V _{MVD270_F}	CC	P	V _{DD_HV_FLA}	—	2.71	2.76	2.80
V _{MVD270_SBY}	CC	P	V _{DD_HV_IO_MAIN} (in Standby)	—	2.71	2.76	2.80
Low Voltage Detectors HV							
V _{LVD290_C}	CC	P	V _{DD_HV_IO_MAIN}	—	2.89	2.94	2.99

Table 44. Voltage monitor electrical characteristics (continued)

Symbol	C	Supply/Parameter	Conditions	Value ⁽¹⁾			Unit
				Min	Typ	Max	
V _{LVD290_F}	CC	P V _{DD_HV_FLA}	—	2.89	2.94	2.99	V
V _{LVD290_AD}	CC	P V _{DD_HV_ADV} (ADCSD pad)	—	2.89	2.94	2.99	V
V _{LVD290_AS}	CC	P V _{DD_HV_ADV} (ADCSAR pad)	—	2.89	2.94	2.99	V
V _{LVD290_IJ}	CC	P V _{DD_HV_IO_JTAG}	—	2.89	2.94	2.99	V
V _{LVD290_IF}	CC	P V _{DD_HV_IO_FLEX}	—	2.89	2.94	2.99	V
V _{LVD400_AD}	CC	P V _{DD_HV_ADV} (ADCSD pad)	—	4.15	4.23	4.31	V
V _{LVD400_AS}	CC	P V _{DD_HV_ADV} (ADCSAR pad)	—	4.15	4.23	4.31	V
V _{LVD400_IM}	CC	P V _{DD_HV_IO_MAIN}	—	4.15	4.23	4.31	V
V _{LVD400_IJ}	CC	P V _{DD_HV_IO_JTAG}	—	4.15	4.23	4.31	V
V _{LVD400_IF}	CC	P V _{DD_HV_IO_FLEX}	—	4.15	4.23	4.31	V
High Voltage Detectors HV							
V _{HVD400_C}	CC	P V _{DD_HV_IO_MAIN}	—	3.68	3.75	3.82	V
V _{HVD400_IJ}	CC	P V _{DD_HV_IO_JTAG}	—	3.68	3.75	3.82	V
V _{HVD400_IF}	CC	P V _{DD_HV_IO_FLEX}	—	3.68	3.75	3.82	V
Upper Voltage Detectors HV							
V _{UVD600_C}	CC	P V _{DD_HV_IO_MAIN}	—	5.72	5.82	5.92	V
V _{UVD600_F}	CC	P V _{DD_HV_FLA}	—	5.72	5.82	5.92	V
V _{UVD600_IJ}	CC	P V _{DD_HV_IO_JTAG}	—	5.72	5.82	5.92	V
V _{UVD600_IF}	CC	P V _{DD_HV_IO_FLEX}	—	5.72	5.82	5.92	V
PowerOn Reset LV							
V _{POR031_C}	CC	P V _{DD_LV}	—	0.29	0.60	0.97	V
Minimum Voltage Detectors LV							
V _{MVD082_C}	CC	P V _{DD_LV}	—	0.85	0.88	0.91	V
V _{MVD082_B}	CC	P V _{DD_LV_BD}	—	0.85	0.88	0.91	V
V _{MVD094_C}	CC	P V _{DD_LV}	—	0.98	1.00	1.02	V
V _{MVD094_FA}	CC	P V _{DD_LV} (Flash)	—	1.00	1.02	1.04	V
V _{MVD094_FB}	CC	P V _{DD_LV} (Flash)	—	1.00	1.02	1.04	V
Low Voltage Detectors LV							
V _{LVD100_C}	CC	P V _{DD_LV}	—	1.06	1.08	1.11	V
V _{LVD100_SB}	CC	P V _{DD_LV} (In Standby)	—	0.99	1.01	1.03	V
V _{LVD100_F}	CC	P V _{DD_LV} (Flash)	—	1.08	1.10	1.12	V
High Voltage Detectors LV							
V _{HVD134_C}	CC	P V _{DD_LV}	—	1.28	1.31	1.33	V

Table 44. Voltage monitor electrical characteristics (continued)

Symbol	C	Supply/Parameter	Conditions	Value ⁽¹⁾			Unit
				Min	Typ	Max	
Upper Voltage Detectors LV							
V_UVD140_C	CC	P	V _{DD_LV}	—	1.34	1.37	1.39
V_UVD140_F	CC	P	V _{DD_LV} (Flash)	—	1.34	1.37	1.39
Common							
T _{VMFILTER}	CC	D	Voltage monitor filter ⁽²⁾	—	5	—	25
							μs

1. The values reported are Trimmed values, where applicable.
2. See [Figure 17](#). Transitions shorter than minimum are filtered. Transitions longer than maximum are not filtered, and will be delayed by T_{VMFILTER} time. Transitions between minimum and maximum can be filtered or not filtered, according to temperature, process and voltage variations.

3.17 Flash memory

The following table shows the Wait State configuration.

Table 45. Wait State configuration

APC	RWSC	Frequency range (MHz)
000 ⁽¹⁾	0	f≤30
	1	f≤60
	2	f≤90
	3	f≤120
	4	f≤150
	5	f≤180
100 ⁽²⁾	0	f≤30
	1	f≤60
	2	f≤90
	3	f≤120
	4	f≤150
	5	f≤180
001 ⁽³⁾	2	40<f≤80
	3	40<f≤120
	4	40<f≤160
	5	40<f≤180

1. STD pipelined, no address anticipation.
2. No pipeline (STD + 1 Tck).
3. Pipeline with 1 Tck address anticipation.

The following table shows the Program/Erase Characteristics.

Table 46. Flash memory program and erase specifications

Symbol	Characteristics ⁽¹⁾⁽²⁾	Value								Unit	
		Typ ⁽³⁾	C	Initial max			Typical end of life ⁽⁴⁾	Lifetime max ⁽⁵⁾			
				25 °C (6)	All temp (7)	C		< 1 K cycle s	≤ 250 K cycles		
t _{dwprogram}	Double Word (64 bits) program time EEPROM (partitions 2, 3, 4) [KGD]	55	C	130	—	—	140	650	C	μs	
t _{pprogram}	Page (256 bits) program time	76	C	240	—	—	255	1000	C	μs	

Table 46. Flash memory program and erase specifications (continued)

Symbol	Characteristics ⁽¹⁾⁽²⁾	Value								Unit	
		Typ ⁽³⁾	C	Initial max			Typical end of life ⁽⁴⁾	Lifetime max ⁽⁵⁾			
				25 °C (6)	All temp (7)	C		< 1 K cycle s	≤ 250 K cycles		
t _{pprogramEEP}	Page (256 bits) program time EEPROM (partitions 2, 3, 4) [KGD]	90	C	300	—	—	315	1300	—	μs	
t _{qprogram}	Quad Page (1024 bits) program time	220	C	840	1200	P	850	2000	—	μs	
t _{qprogramEEP}	Quad Page (1024 bits) program time EEPROM (partitions 2, 3, 4) [KGD]	306	C	1200	1800	P	1270	2600	—	μs	
t _{16kpperase}	16 KB block pre-program and erase time	190	C	450	500	P	250	1000	—	ms	
t _{32kpperase}	32 KB block pre-program and erase time	250	C	520	600	P	310	1200	—	ms	
t _{64kpperase}	64 KB block pre-program and erase time	360	C	700	750	P	420	1600	—	ms	
t _{256kpperase}	256 KB block pre-program and erase time	1050	C	1800	2400	P	1600	4000	—	ms	
t _{16kprogram}	16 KB block program time	25	C	45	50	P	40	1000	—	ms	
t _{32kprogram}	32 KB block program time	50	C	90	100	P	75	1200	—	ms	
t _{64kprogram}	64 KB block program time	102	C	175	200	P	150	1600	—	ms	
t _{256kprogram}	256 KB block program time	410	C	700	850	P	590	4000	—	ms	
t _{64kprogramEEP}	Program 64 KB EEPROM (partition 2,3) [KGD]	120	C	200	300	P	330	2275	—	ms	
t _{64keraseEEP}	Erase 64 KB EEPROM (partition 2,3) [KGD]	530	C	910	1150	P	1040	4700	—	ms	
t _{prr}	Program rate ⁽⁸⁾	1.7	C	2.8	3.40	C	2.4	—	—	s/MB	
t _{err}	Erase rate ⁽⁸⁾	4.8	C	7.2	9.6	C	6.4	—	—	s/MB	
t _{prfm}	Program rate Factory Mode ⁽⁸⁾	1.12	C	1.4	1.6	C	—	—	—	s/MB	
t _{erfm}	Erase rate Factory Mode ⁽⁸⁾	4.0	C	5.2	5.8	C	—	—	—	s/MB	
t _{ffprogram}	Full flash programming time ⁽⁹⁾	12.0	C	17.8	22.0	P	15.4	—	—	s	
t _{fferase}	Full flash erasing time ⁽⁹⁾	25.0	C	40.0	50.0	P	40.0	—	—	s	
t _{ESRT}	Erase suspend request rate ⁽¹⁰⁾	200	T	—	—	—	—	—	—	μs	
t _{PSRT}	Program suspend request rate ⁽¹⁰⁾	30	T	—	—	—	—	—	—	μs	

Table 46. Flash memory program and erase specifications (continued)

Symbol	Characteristics ⁽¹⁾⁽²⁾	Value								Unit	
		Typ ⁽³⁾	C	Initial max			Typical end of life ⁽⁴⁾	Lifetime max ⁽⁵⁾			
				25 °C (6)	All temp (7)	C		< 1 K cycle s	≤ 250 K cycles		
t _{AMRT}	Array Integrity Check - Margin Read suspend request rate	15	T	—	—	—	—	—	—	μs	
t _{PSUS}	Program suspend latency ⁽¹¹⁾	—	—	—	—	—	—	12	T	μs	
t _{ESUS}	Erase suspend latency ⁽¹¹⁾	—	—	—	—	—	—	22	T	μs	
t _{AIC0S}	Array Integrity Check (6.0 MB, sequential) ⁽¹²⁾	40	T	—	—	—	—	—	—	ms	
t _{AIC256KS}	Array Integrity Check (256 KB, sequential) ⁽¹²⁾	1.5	T	—	—	—	—	—	—	ms	
t _{AIC0P}	Array Integrity Check (6.0 MB, proprietary) ⁽¹²⁾	4.0	T	—	—	—	—	—	—	s	
t _{MR0S}	Margin Read (6.0 MB, sequential) ⁽¹²⁾	120	T	—	—	—	—	—	—	ms	
t _{MR256KS}	Margin Read (256 KB, sequential) ⁽¹²⁾	4.0	T	—	—	—	—	—	—	ms	

1. Characteristics are valid both for Data Flash and Code Flash, unless specified in the characteristics column.
2. Actual hardware operation times; this does not include software overhead.
3. Typical program and erase times assume nominal supply values and operation at 25 °C.
4. Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations. These values are characteristic, but not tested.
5. Lifetime maximum program & erase times apply across the voltages and temperatures and occur after the specified number of program/erase cycles. These maximum values are characterized but not tested or guaranteed.
6. Initial factory condition: < 100 program/erase cycles, 25 °C typical junction temperature and nominal ($\pm 5\%$) supply voltages.
7. Initial maximum “All temp” program and erase times provide guidance for time-out limits used in the factory and apply for less than or equal to 100 program or erase cycles, $-40^\circ\text{C} < \text{TJ} < 150^\circ\text{C}$ junction temperature and nominal ($\pm 5\%$) supply voltages.
8. Rate computed based on 256 KB sectors.
9. Only code sectors, not including EEPROM.
10. Time between suspend resume and next suspend. Value stated actually represents Min value specification.
11. Timings guaranteed by design.
12. AIC is done using system clock, thus all timing is dependant on system frequency and number of wait states. Timing in the table is calculated at max frequency.

All the Flash operations require the presence of the system clock for internal synchronization. About 50 synchronization cycles are needed: this means that the timings of the previous table can be longer if a low frequency system clock is used.

Table 47. Flash memory Life Specification

Symbol	Characteristics ^{(1) (2)}	Value				Unit
		Min	C	Typ	C	
N _{CER16K}	16 KB CODE Flash endurance	10	—	100	—	Kcycles
N _{CER32K}	32 KB CODE Flash endurance	10	—	100	—	Kcycles
N _{CER64K}	64 KB CODE Flash endurance	10	—	100	—	Kcycles
N _{CER256K}	256 KB CODE Flash endurance	1	—	100	—	Kcycles
	256 KB CODE Flash endurance ⁽³⁾	10	—	100	—	Kcycles
N _{DER64K}	64 KB DATA EEPROM Flash endurance	250	—	—	—	Kcycles
t _{DR1k}	Minimum data retention Blocks with 0 - 1,000 P/E cycles	25	—	—	—	Years
t _{DR10k}	Minimum data retention Blocks with 1,001 - 10,000 P/E cycles	20	—	—	—	Years
t _{DR100k}	Minimum data retention Blocks with 10,001 - 100,000 P/E cycles	15	—	—	—	Years
t _{DR250k}	Minimum data retention Blocks with 100,001 - 250,000 P/E cycles	10	—	—	—	Years

1. Program and erase cycles supported across specified temperature specs.
2. It is recommended that the application enables the core chace memory.
3. 10K cycles on 4-256 KB blocks is not intended for production. Reduced reliability and degraded erase time are possible.

3.18 AC Specifications

All AC timing specifications are valid up to 150 °C, except where explicitly noted.

3.18.1 Debug and calibration interface timing

3.18.1.1 JTAG interface timing

Table 48. JTAG pin AC electrical characteristics^{(1),(2)}

#	Symbol	C	Characteristic	Value		Unit
				Min	Max	
1	t _{JCYC}	CC	TCK cycle time	100	—	ns
2	t _{JDC}	CC	TCK clock pulse width	40	60	%
3	t _{TCKRISE}	CC	TCK rise and fall times (40%–70%)	—	3	ns
4	t _{TMSS} , t _{TDIS}	CC	TMS, TDI data setup time	5	—	ns
5	t _{TMSH} , t _{TDIH}	CC	TMS, TDI data hold time	5	—	ns
6	t _{TDOV}	CC	TCK low to TDO data valid	—	15 ⁽³⁾	ns
7	t _{TDOI}	CC	TCK low to TDO data invalid	0	—	ns
8	t _{TDOHZ}	CC	TCK low to TDO high impedance	—	15	ns
9	t _{JCMPPW}	CC	JCOMP assertion time	100	—	ns
10	t _{JCMPS}	CC	JCOMP setup time to TCK low	40	—	ns
11	t _{BSDV}	CC	TCK falling edge to output valid	—	600 ⁽⁴⁾	ns
12	t _{BSDVZ}	CC	TCK falling edge to output valid out of high impedance	—	600	ns
13	t _{BSDHZ}	CC	TCK falling edge to output high impedance	—	600	ns
14	t _{BSDST}	CC	Boundary scan input valid to TCK rising edge	15	—	ns
15	t _{BSDHT}	CC	TCK rising edge to boundary scan input invalid	15	—	ns

1. These specifications apply to JTAG boundary scan only. See [Table 49](#) for functional specifications.
2. JTAG timing specified at $V_{DD_HV_IO_JTAG} = 4.0$ to 5.5 V and max. loading per pad type as specified in the I/O section of the datasheet.
3. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.
4. Applies to all pins, limited by pad slew rate. Refer to IO delay and transition specification and add 20 ns for JTAG delay.



Figure 18. JTAG test clock input timing**Figure 19. JTAG test access port timing**

Figure 20. JTAG JCOMP timing





Figure 21. JTAG boundary scan timing



3.18.1.2 Nexus interface timing

Table 49. Nexus debug port timing⁽¹⁾

#	Symbol	C	Characteristic	Value		Unit
				Min	Max	
7	$t_{EVТИPW}$	CC	EVTI pulse width	4	—	$t_{CYC}^{(2)}$
8	t_{EVTOPW}	CC	EVTO pulse width	40	—	ns
9	t_{TCYC}	CC	TCK cycle time	$2^{(3),(4)}$	—	$t_{CYC}^{(2)}$
9	t_{TCYC}	CC	Absolute minimum TCK cycle time ⁽⁵⁾ (TDO sampled on posedge of TCK)	$40^{(6)}$	—	ns
			Absolute minimum TCK cycle time ⁽⁷⁾ (TDO sampled on negedge of TCK)	$20^{(6)}$	—	
11	t_{NTDIS}	CC	TDI data setup time	5	—	ns

Table 49. Nexus debug port timing⁽¹⁾ (continued)

#	Symbol	C	Characteristic	Value		Unit
				Min	Max	
12	t_{NTDIH}	CC D	TDI data hold time	5	—	ns
13	t_{NTMSS}	CC D	TMS data setup time	5	—	ns
14	t_{NTMSH}	CC D	TMS data hold time	5	—	ns
15	—	CC D	TDO propagation delay from falling edge of TCK ⁽⁸⁾	—	16	ns
16	—	CC D	TDO hold time with respect to TCK falling edge (minimum TDO propagation delay)	2.25	—	ns

1. Nexus timing specified at $V_{DD_HV_IO_JTAG} = 3.0 \text{ V}$ to 5.5 V , and maximum loading per pad type as specified in the I/O section of the data sheet.
2. t_{CYC} is system clock period.
3. Achieving the absolute minimum TCK cycle time may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual peripheral frequency being used. To ensure proper operation TCK frequency should be set to the peripheral frequency divided by a number greater than or equal to that specified here.
4. This is a functionally allowable feature. However, it may be limited by the maximum frequency specified by the Absolute minimum TCK period specification.
5. This value is TDO propagation time 36 ns + 4 ns setup time to sampling edge.
6. This may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual system frequency being used.
7. This value is TDO propagation time 16n s + 4 ns setup time to sampling edge.
8. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.

Figure 22. Nexus output timing




Figure 23. Nexus event trigger and test clock timings





Figure 24. Nexus TDI, TMS, TDO timing



3.18.1.3 Aurora LVDS interface timing

Table 50. Aurora LVDS interface timing specifications

Symbol	C	Parameter	Value			Unit
			Min	Typ	Max	
Data Rate						
—	SR	T	Data rate	—	—	1250 Mbps
STARTUP						
t _{STRT_BIAS}	CC	T	Bias startup time ⁽¹⁾	—	—	5 µs
t _{STRT_TX}	CC	T	Transmitter startup time ⁽²⁾	—	—	5 µs
t _{STRT_RX}	CC	T	Receiver startup time ⁽³⁾	—	—	4 µs

1. Startup time is defined as the time taken by LVDS current reference block for settling bias current after its pwr_down (power down) has been deasserted. LVDS functionality is guaranteed only after the startup time.
2. Startup time is defined as the time taken by LVDS transmitter for settling after its pwr_down (power down) has been deasserted. Here it is assumed that current reference is already stable (see Bias start-up time). LVDS functionality is guaranteed only after the startup time.
3. Startup time is defined as the time taken by LVDS receiver for settling after its pwr_down (power down) has been deasserted. Here it is assumed that current reference is already stable (see Bias start-up time). LVDS functionality is guaranteed only after the startup time.


3.18.1.4 Aurora debug port timing

Table 51. Aurora debug port timing

#	Symbol	C	Characteristic	Value		Unit
				Min	Max	
1	t _{REFCLK}	CC	Reference clock frequency	625	1250	MHz
1a	t _{MCYC}	CC	Reference clock rise/fall time	—	400 ps	
2	t _{RCDC}	CC	Reference clock duty cycle	45	55 %	
3	J _{RC}	CC	Reference clock jitter	—	40 ps	
4	t _{STABILITY}	CC	Reference clock stability	50	— PPM	
5	BER	CC	Bit error rate	—	10 ⁻¹²	—
6	J _D	SR	Transmit lane deterministic jitter	—	0.17 OUI	
7	J _T	SR	Transmit lane total jitter	—	0.35 OUI	
8	S _O	CC	Differential output skew	—	20 ps	
9	S _{MO}	CC	Lane to lane output skew	—	1000 ps	
10	OUI	CC	Aurora lane unit interval ⁽¹⁾	625 Mbps	1600	ps
				1.25 Gbps	800	

1. ± +/-100 PPM

Figure 25. Aurora timings



3.18.1.5 External interrupt timing (IRQ pin)

Table 52. External interrupt timing

Characteristic	Symbol	Min	Max	Unit
IRQ Pulse Width Low	t_{IPWL}	3	—	t_{cyc}
IRQ Pulse Width High	t_{IPWH}	3	—	t_{cyc}
IRQ Edge to Edge Time ⁽¹⁾	t_{ICYC}	6	—	t_{cyc}

1. Applies when IRQ pins are configured for rising edge or falling edge events, but not both.

Figure 26. External interrupt timing





Figure 27. External interrupt timing



3.18.2 DSPI timing with CMOS and LVDS⁽¹⁾ pads

DSPI channel frequency support is shown in [Table 53](#). Timing specifications are shown in the tables below.

1. DSPI in TSB mode with LVDS pads can be used to implement Micro Second Channel bus protocol.

Table 53. DSPI channel frequency support⁽¹⁾

DSPI use mode			Max usable frequency (MHz) ^{(2),(3)}
CMOS (Master mode)	Full duplex – Classic timing (Table 54)	DSPI_0, DSPI_3, DSPI_5, DSPI_7	12
		DSPI_8	5
	Full duplex – Modified timing (Table 55)	DSPI_1, DSPI_2, DSPI_4, DSPI_6, DSPI_9	17
		DSPI_0, DSPI_3, DSPI_5, DSPI_7	12
		DSPI_8	5
	Output only mode (SCK/SOUT/PCS) (Table 54 and Table 55)	DSPI_1, DSPI_2, DSPI_4, DSPI_6, DSPI_9	30
		—	30
LVDS (Master mode)	Output only mode TSB mode (SCK/SOUT/PCS) (Table 57)	—	30
	Full duplex – Modified timing (Table 56)	—	33
CMOS (Slave mode Full duplex) (Table 59)		—	16

1. Each DSPI module can be configured to use different pins for the interface. Please see the device pin out IO definition excel file, for the available combinations. It is not possible to reach the maximum performance with every possible combination of pins.
2. Maximum usable frequency can be achieved if used with fastest configuration of the highest drive pads.
3. Maximum usable frequency does not take into account external device propagation delay.

3.18.2.1 DSPI master mode full duplex timing with CMOS and LVDS pads

3.18.2.1.1 DSPI CMOS master mode — classic timing

Table 54. DSPI CMOS master classic timing (full duplex and output only) — MTFE = 0, CPHA = 0 or 1⁽¹⁾

#	Symbol	C	Characteristic	Condition		Value ⁽²⁾		Unit
				Pad drive ⁽³⁾	Load (C _L)	Min	Max	
1	t _{SCK}	CC	D	SCK cycle time		SCK drive strength		ns
				Very strong	25 pF	59.0	—	
				Strong	50 pF	80.0	—	
				Medium	50 pF	200.0	—	

Table 54. DSPI CMOS master classic timing (full duplex and output only) — MTFE = 0, CPHA = 0 or 1⁽¹⁾ (continued)

#	Symbol	C	Characteristic	Condition		Value ⁽²⁾		Unit
				Pad drive ⁽³⁾	Load (C _L)	Min	Max	
2	t _{CSC}	CC	D	PCS to SCK delay	SCK and PCS drive strength			
					Very strong	25 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 16$	—
					Strong	50 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 16$	—
					Medium	50 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 16$	—
					PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 29$	—
3	t _{ASC}	CC	D	After SCK delay	SCK and PCS drive strength			
					Very strong	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	—
					Strong	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	—
					Medium	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	—
					PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	—
4	t _{SDC}	CC	D	SCK duty cycle ⁽⁷⁾	SCK drive strength			
					Very strong	0 pF	$\frac{1}{2}t_{SCK} - 2$	$\frac{1}{2}t_{SCK} + 2$
					Strong	0 pF	$\frac{1}{2}t_{SCK} - 2$	$\frac{1}{2}t_{SCK} + 2$
					Medium	0 pF	$\frac{1}{2}t_{SCK} - 5$	$\frac{1}{2}t_{SCK} + 5$
PCS strobe timing								
5	t _{PCS} C	CC	D	PCSx to PCSS time ⁽⁸⁾	PCS and PCSS drive strength			
					Strong	25 pF	16.0	—
6	t _{PAS} C	CC	D	PCSS to PCSx time ⁽⁸⁾	PCS and PCSS drive strength			
					Strong	25 pF	16.0	—
SIN setup time								
7	t _{SUI}	CC	D	SIN setup time to SCK ⁽⁹⁾	SCK drive strength			
					Very strong	25 pF	25.0	—
					Strong	50 pF	31.0	—
					Medium	50 pF	52.0	—
SIN hold time								

Table 54. DSPI CMOS master classic timing (full duplex and output only) — MTFE = 0, CPHA = 0 or 1⁽¹⁾ (continued)

#	Symbol	C	Characteristic	Condition		Value ⁽²⁾		Unit
				Pad drive ⁽³⁾	Load (C_L)	Min	Max	
8	t_{HI}	CC	D	SIN hold time from SCK ⁽⁹⁾	SCK drive strength			
					Very strong	0 pF	-1.0	—
					Strong	0 pF	-1.0	—
					Medium	0 pF	-1.0	—
SOUT data valid time (after SCK edge)								
9	t_{SUO}	CC	D	SOUT data valid time from SCK ⁽¹⁰⁾	SOUT and SCK drive strength			
					Very strong	25 pF	—	7.0
					Strong	50 pF	—	8.0
					Medium	50 pF	—	16.0
SOUT data hold time (after SCK edge)								
10	t_{HO}	CC	D	SOUT data hold time after SCK ⁽¹⁰⁾	SOUT and SCK drive strength			
					Very strong	25 pF	-7.7	—
					Strong	50 pF	-11.0	—
					Medium	50 pF	-15.0	—

1. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.
2. All timing values for output signals in this table are measured to 50% of the output voltage.
3. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
4. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
5. t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min $t_{SYS} = 10$ ns).
6. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
7. t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
8. PCSx and PCSS using same pad configuration.
9. Input timing assumes an input slew rate of 1 ns (10% – 90%) and uses TTL / Automotive voltage thresholds.
10. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances have the same value.




Figure 28. DSPI CMOS master mode — classic timing, CPHA = 0**Figure 29. DSPI CMOS master mode — classic timing, CPHA = 1**

Figure 30. DSPI PCS strobe ($\overline{\text{PCSS}}$) timing (master mode)

3.18.2.1.2 DSPI CMOS master mode — modified timing

Table 55. DSPI CMOS master modified timing (full duplex and output only) — MTFE = 1, CPHA = 0 or 1⁽¹⁾

#	Symbol	C	Characteristic	Condition		Value ⁽²⁾		Unit	
				Pad drive ⁽³⁾	Load (C_L)	Min	Max		
1	t_{SCK}	CC	D	SCK cycle time	SCK drive strength				
					Very strong	25 pF	33.0	—	ns
					Strong	50 pF	80.0	—	
					Medium	50 pF	200.0	—	
2	t_{CSC}	CC	D	PCS to SCK delay	SCK and PCS drive strength				
					Very strong	25 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 16$	—	ns
					Strong	50 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 16$	—	
					Medium	50 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 16$	—	
					PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 29$	—	
3	t_{ASC}	CC	D	After SCK delay	SCK and PCS drive strength				
					Very strong	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	—	ns
					Strong	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	—	
					Medium	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	—	
					PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	—	
4	t_{SDC}	CC	D	SCK duty cycle ⁽⁷⁾	SCK drive strength				
					Very strong	0 pF	$\frac{1}{2}t_{SCK} - 2$	$\frac{1}{2}t_{SCK} + 2$	ns
					Strong	0 pF	$\frac{1}{2}t_{SCK} - 2$	$\frac{1}{2}t_{SCK} + 2$	
					Medium	0 pF	$\frac{1}{2}t_{SCK} - 5$	$\frac{1}{2}t_{SCK} + 5$	

**Table 55. DSPI CMOS master modified timing (full duplex and output only) — MTFE = 1,
CPHA = 0 or 1⁽¹⁾ (continued)**

#	Symbol	C	Characteristic	Condition		Value ⁽²⁾		Unit	
				Pad drive ⁽³⁾	Load (C_L)	Min	Max		
PCS strobe timing									
5	t_{PCSC}	CC	D	PCSx to PCSS time ⁽⁸⁾	PCS and PCSS drive strength				
					Strong	25 pF	16.0	— ns	
6	t_{PASC}	CC	D	PCSS to PCSx time ⁽⁸⁾	PCS and PCSS drive strength				
					Strong	25 pF	16.0	— ns	
SIN setup time									
7	t_{SUI}	CC	D	SIN setup time to SCK CPHA = 0 ⁽⁹⁾	SCK drive strength				
					Very strong	25 pF	$25 - (P^{(10)} \times t_{SYS}^{(5)})$	— ns	
					Strong	50 pF	$31 - (P^{(10)} \times t_{SYS}^{(5)})$	—	
					Medium	50 pF	$52 - (P^{(10)} \times t_{SYS}^{(5)})$	—	
				SIN setup time to SCK CPHA = 1 ⁽⁹⁾	SCK drive strength				
					Very strong	25 pF	25.0	— ns	
					Strong	50 pF	31.0	—	
					Medium	50 pF	52.0	—	
SIN hold time									
8	t_{HI}	CC	D	SIN hold time from SCK CPHA = 0 ⁹	SCK drive strength				
					Very strong	0 pF	$-1 + (P^{(9)} \times t_{SYS}^{(4)})$	— ns	
					Strong	0 pF	$-1 + (P^{(9)} \times t_{SYS}^{(4)})$	—	
					Medium	0 pF	$-1 + (P^{(9)} \times t_{SYS}^{(4)})$	—	
				SIN hold time from SCK CPHA = 1 ⁹	SCK drive strength				
					Very strong	0 pF	-1.0	— ns	
					Strong	0 pF	-1.0	—	
					Medium	0 pF	-1.0	—	
SOUT data valid time (after SCK edge)									

Table 55. DSPI CMOS master modified timing (full duplex and output only) — MTFE = 1, CPHA = 0 or 1⁽¹⁾ (continued)

#	Symbol	C	Characteristic	Condition		Value ⁽²⁾		Unit	
				Pad drive ⁽³⁾	Load (C_L)	Min	Max		
9	t _{SUO}	CC	SOUT data valid time from SCK CPHA = 0 ⁽¹⁰⁾	SOUT and SCK drive strength					
				Very strong	25 pF	—	7.0 + t _{SYS} ⁽⁵⁾	ns	
				Strong	50 pF	—	8.0 + t _{SYS} ⁽⁵⁾		
			SOUT data valid time from SCK CPHA = 1 ⁽¹⁰⁾	Medium	50 pF	—	16.0 + t _{SYS} ⁽⁵⁾	ns	
				SOUT and SCK drive strength					
				Very strong	25 pF	—	7.0		
10	t _{HO}	CC	SOUT data hold time after SCK CPHA = 0 ⁽¹¹⁾	SOUT and SCK drive strength					
				Very strong	25 pF	-7.7 + t _{SYS} ⁽⁵⁾	—	ns	
				Strong	50 pF	-11.0 + t _{SYS} ⁽⁵⁾	—		
			SOUT data hold time after SCK CPHA = 1 ⁽¹¹⁾	Medium	50 pF	-15.0 + t _{SYS} ⁽⁵⁾	—	ns	
				SOUT and SCK drive strength					
				Very strong	25 pF	-7.7	—		
				Strong	50 pF	-11.0	—	ns	
				Medium	50 pF	-15.0	—		

1. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.
2. All timing values for output signals in this table are measured to 50% of the output voltage.
3. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
4. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
5. t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t_{SYS} = 10 ns).
6. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
7. t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
8. PCSx and PCSS using same pad configuration.
9. Input timing assumes an input slew rate of 1 ns (10% – 90%) and uses TTL / Automotive voltage thresholds.
10. P is the number of clock cycles added to delay the DSPI input sample point and is software programmable using DSPI_MCR[SMPL_PT]. The value must be 0, 1 or 2. If the baud rate divide ratio is /2 or /3, this value is automatically set to 1.

11. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances have the same value.

Figure 31. DSPI CMOS master mode — modified timing, CPHA = 0




Figure 32. DSPI CMOS master mode — modified timing, CPHA = 1





Figure 33. DSPI PCS strobe ($\overline{\text{PCSS}}$) timing (master mode)

3.18.2.1.3 DSPI LVDS master mode – modified timing

Table 56. DSPI LVDS master timing — full duplex — modified transfer format (MTFE = 1), CPHA = 0 or 1

#	Symbol	C	Characteristic	Condition		Value ⁽¹⁾		Unit
				Pad drive	Load	Min	Max	
1	t_{SCK}	CC	D	SCK cycle time	LVDS	15 pF to 25 pF differential ⁽²⁾	30.0	— ns
2	t_{CSC}	CC	D	PCS to SCK delay (LVDS SCK)	PCS drive strength			
					Very strong	25 pF	$(N^{(3)} \times t_{\text{SYS}}^{(4)}) - 10$	— ns
					Strong	50 pF	$(N^2 \times t_{\text{SYS}}^{(4)}) - 10$	— ns
					Medium	50 pF	$(N^2 \times t_{\text{SYS}}^{(4)}) - 32$	— ns
3	t_{ASC}	CC	D	After SCK delay (LVDS SCK)	Very strong	PCS = 0 pF SCK = 25 pF	$(M^{(5)} \times t_{\text{SYS}}^{(4)}) - 8$	— ns
					Strong	PCS = 0 pF SCK = 25 pF	$(M^4 \times t_{\text{SYS}}^{(4)}) - 8$	— ns
					Medium	PCS = 0 pF SCK = 25 pF	$(M^4 \times t_{\text{SYS}}^{(4)}) - 8$	— ns
4	t_{SDC}	CC	D	SCK duty cycle ⁽⁶⁾	LVDS	15 pF to 25 pF differential	$1/2 t_{\text{SCK}} - 2$	$1/2 t_{\text{SCK}} + 2$ ns
7	t_{SUI}	CC	D	SIN setup time				
				SCK drive strength				
					LVDS	15 pF to 25 pF differential	$23 - (P^{(8)} \times t_{\text{SYS}}^{(4)})$ — ns	
				SCK drive strength				
					LVDS	15 pF to 25 pF differential	23	— ns

Table 56. DSPI LVDS master timing — full duplex — modified transfer format (MTFE = 1), CPHA = 0 or 1 (continued)

#	Symbol	C	Characteristic	Condition		Value ⁽¹⁾		Unit	
				Pad drive	Load	Min	Max		
8	t_{HI}	CC	D	SIN Hold Time					
				SIN hold time from SCK CPHA = 0 ⁽⁷⁾	SCK drive strength				
					LVDS	0 pF differential	$1 + (P^{(8)} \times t_{SYS}^{(4)})$	— ns	
				SIN hold time from SCK CPHA = 1 ⁽⁷⁾	SCK drive strength				
					LVDS	0 pF differential	-1	— ns	
9	t_{SUO}	CC	D	SOUT data valid time (after SCK edge)					
				SOUT data valid time from SCK CPHA = 0 ⁽⁹⁾	SOUT and SCK drive strength				
					LVDS	15 pF to 25 pF differential	—	$7.0 + t_{SYS}^{(4)}$ ns	
				SOUT data valid time from SCK CPHA = 1 ⁽⁹⁾	SOUT and SCK drive strength				
					LVDS	15 pF to 25 pF differential	—	7.0 ns	
10	t_{HO}	CC	D	SOUT data hold time (after SCK edge)					
				SOUT data hold time after SCK CPHA = 0 ⁽⁹⁾	SOUT and SCK drive strength				
					LVDS	15 pF to 25 pF differential	$-7.5 + t_{SYS}^{(4)}$	— ns	
				SOUT data hold time after SCK CPHA = 1 ⁽⁹⁾	SOUT and SCK drive strength				
					LVDS	15 pF to 25 pF differential	-7.5	— ns	

1. All timing values for output signals in this table are measured to 50% of the output voltage.
2. LVDS differential load considered is the capacitance on each terminal of the differential pair, as shown in [Figure 12](#).
3. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
4. t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min $t_{SYS} = 10$ ns).
5. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
6. t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
7. Input timing assumes an input slew rate of 1 ns (10% – 90%) and LVDS differential voltage = ±100 mV.
8. P is the number of clock cycles added to delay the DSPI input sample point and is software programmable using DSPI_MCR[SMPL_PT]. The value must be 0, 1 or 2. If the baud rate divide ratio is /2 or /3, this value is automatically set to 1.

9. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances have the same value.

Figure 34. DSPI LVDS master mode — modified timing, CPHA = 0





Figure 35. DSPI LVDS master mode — modified timing, CPHA = 1



3.18.2.1.4 DSPI master mode – output only

Table 57. DSPI LVDS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock^{(1),(2)}


#	Symbol	C	Characteristic	Condition		Value		Unit
				Pad drive	Load	Min	Max	
1	t _{SCK}	CC	D	SCK cycle time	LVDS	15 pF to 50 pF differential ⁽³⁾	25.0	— ns
2	t _{CSV}	CC	D	PCS valid after SCK ⁽⁴⁾ (SCK with 50 pF differential load cap.)	Very strong	25 pF	—	6.0 ns
					Strong	50 pF	—	10.5 ns
3	t _{CSH}	CC	D	PCS hold after SCK ⁽⁴⁾ (SCK with 50 pF differential load cap.)	Very strong	0 pF	-4.0	— ns
					Strong	0 pF	-4.0	— ns
4	t _{SDC}	CC	D	SCK duty cycle (SCK with 50 pF differential load cap.)	LVDS	15 pF to 50 pF differential	$\frac{1}{2}t_{SCK} - 2$	$\frac{1}{2}t_{SCK} + 2$ ns
SOUT data valid time (after SCK edge)								
5	t _{SUO}	CC	D	SOUT data valid time from SCK ⁽⁵⁾	SOUT and SCK drive strength			
					LVDS	15 pF to 50 pF differential	—	3.5 ns
SOUT data hold time (after SCK edge)								
6	t _{HO}	CC	D	SOUT data hold time after SCK ⁽⁵⁾	SOUT and SCK drive strength			
					LVDS	15 pF to 50 pF differential	-3.5	— ns

1. All DSPI timing specifications apply to pins when using LVDS pads for SCK and SOUT and CMOS pad for PCS with pad driver strength as defined. Timing may degrade for weaker output drivers.
2. TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1.
3. LVDS differential load considered is the capacitance on each terminal of the differential pair, as shown in [Figure 12](#).
4. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI_CLKn. This timing value is due to pad delays and signal propagation delays.
5. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances have the same value.

Table 58. DSPI CMOS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock^{(1),(2)}

#	Symbol	C	Characteristic	Condition		Value ⁽³⁾		Unit
				Pad drive ⁽⁴⁾	Load (C _L)	Min	Max	
1	t _{SCK}	CC	SCK cycle time	SCK drive strength				
				Very strong	25 pF	33.0	—	ns
				Strong	50 pF	80.0	—	ns
				Medium	50 pF	200.0	—	ns
2	t _{CSV}	CC	PCS valid after SCK ⁽⁵⁾	SCK and PCS drive strength				
				Very strong	25 pF	7	—	ns
				Strong	50 pF	8	—	ns
				Medium	50 pF	16	—	ns
				PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	29	—	ns
3	t _{CSH}	CC	PCS hold after SCK ⁽⁵⁾	SCK and PCS drive strength				
				Very strong	PCS = 0 pF SCK = 50 pF	-14	—	ns
				Strong	PCS = 0 pF SCK = 50 pF	-14	—	ns
				Medium	PCS = 0 pF SCK = 50 pF	-33	—	ns
				PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	-35	—	ns
4	t _{SDC}	CC	SCK duty cycle ⁽⁶⁾	SCK drive strength				
				Very strong	0 pF	$\frac{1}{2}t_{SCK} - 2$	$\frac{1}{2}t_{SCK} + 2$	ns
				Strong	0 pF	$\frac{1}{2}t_{SCK} - 2$	$\frac{1}{2}t_{SCK} + 2$	ns
				Medium	0 pF	$\frac{1}{2}t_{SCK} - 5$	$\frac{1}{2}t_{SCK} + 5$	ns
SOUT data valid time (after SCK edge)								
9	t _{SUO}	CC	SOUT data valid time from SCK CPHA = 1 ⁽⁷⁾	SOUT and SCK drive strength				
				Very strong	25 pF	—	7.0	ns
				Strong	50 pF	—	8.0	ns
				Medium	50 pF	—	16.0	ns
SOUT data hold time (after SCK edge)								
10	t _{HO}	CC	SOUT data hold time after SCK CPHA = 1 ⁽⁷⁾	SOUT and SCK drive strength				
				Very strong	25 pF	-7.7	—	ns
				Strong	50 pF	-11.0	—	ns
				Medium	50 pF	-15.0	—	ns

1. TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1.
2. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.
3. All timing values for output signals in this table are measured to 50% of the output voltage.
4. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
5. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI_CLKn. This timing value is due to pad delays and signal propagation delays.
6. t_{SPC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
7. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances have the same value.

Figure 36. DSPI LVDS and CMOS master timing—output only—MTFE = 1, CHPA = 1

3.18.2.2 Slave mode timing

Table 59. DSPI CMOS slave timing — full duplex — normal and modified transfer formats (MTFE = 0/1)

#	Symbol	C	Characteristic	Condition		Min	Max	Unit	
				Pad Drive	Load				
1	t _{SCK}	CC	D	SCK Cycle Time ⁽¹⁾	—	—	62	—	ns
2	t _{CSC}	SR	D	SS to SCK Delay ⁽¹⁾	—	—	16	—	ns
3	t _{ASC}	SR	D	SCK to SS Delay ⁽¹⁾	—	—	16	—	ns
4	t _{SDC}	CC	D	SCK Duty Cycle ⁽¹⁾	—	—	30	—	ns
5	t _A	CC	D	Slave Access Time ^{(1) (2) (3)} (SS active to SOUT driven)	Very strong	25 pF	—	50	ns
					Strong	50 pF	—	50	ns
					Medium	50 pF	—	60	ns

Table 59. DSPI CMOS slave timing — full duplex — normal and modified transfer formats (MTE = 0/1) (continued)

#	Symbol	C	Characteristic	Condition		Min	Max	Unit	
				Pad Drive	Load				
6	t_{DIS}	CC	Slave SOUT Disable Time ⁽¹⁾ (\overline{SS} inactive to SOUT High-Z or invalid)	Very strong	25 pF	—	5	ns	
				Strong	50 pF	—	5	ns	
				Medium	50 pF	—	10	ns	
9	t_{SUI}	CC	D	Data Setup Time for Inputs ⁽¹⁾	—	—	10	—	ns
10	t_{HI}	CC	D	Data Hold Time for Inputs ⁽¹⁾	—	—	10	—	ns
11	t_{SUO}	CC	SOUT Valid Time ⁽¹⁾ (2) (3) (after SCK edge)	Very strong	25 pF	—	30	ns	
				Strong	50 pF	—	30	ns	
				Medium	50 pF	—	50	ns	
12	t_{HO}	CC	SOUT Hold Time ⁽¹⁾ (2) (3) (after SCK edge)	Very strong	25 pF	2.5	—	ns	
				Strong	50 pF	2.5	—	ns	
				Medium	50 pF	2.5	—	ns	

1. Input timing assumes an input slew rate of 1 ns (10% - 90%) and uses TTL / Automotive voltage thresholds.

2. All timing values for output signals in this table, are measured to 50% of the output voltage.

3. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.

Figure 37. DSPI slave mode — modified transfer format timing (MTE = 0/1) CPHA = 0





Figure 38. DSPI slave mode — modified transfer format timing (MFTE = 0/1) CPHA = 1



3.18.3 Ethernet timing

The Ethernet provides both MII and RMII interfaces. The MII and RMII signals can be configured for either CMOS or TTL signal levels compatible with devices operating at either 5.0 V or 3.3 V. Please check the device pinout details to review the packages supporting MII and RMII.


3.18.3.1 MII receive signal timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK)

The receiver functions correctly up to a RX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX_CLK frequency.

Table 60. MII receive signal timing⁽¹⁾

Symbol	C	Characteristic	Value		Unit
			Min	Max	
M1	CC	RXD[3:0], RX_DV, RX_ER to RX_CLK setup	5	—	ns
M2	CC	RX_CLK to RXD[3:0], RX_DV, RX_ER hold	5	—	ns
M3	CC	RX_CLK pulse width high	35%	65%	RX_CLK period
M4	CC	RX_CLK pulse width low	35%	65%	RX_CLK period

1. All timing specifications are referenced from RX_CLK = 1.4 V to the valid input levels, 0.8 V and 2.0 V.

Figure 39. MII receive signal timing diagram

3.18.3.2 MII transmit signal timing (TXD[3:0], TX_EN, TX_ER, TX_CLK)

The transmitter functions correctly up to a TX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX_CLK frequency.

The transmit outputs (TXD[3:0], TX_EN, TX_ER) can be programmed to transition from either the rising or falling edge of TX_CLK, and the timing is the same in either case. This option allows the use of non-compliant MII PHYs.

Refer to the *Microcontroller Reference Manual's* Ethernet chapter for details of this option and how to enable it.


Table 61. MII transmit signal timing⁽¹⁾

Symbol	C	Characteristic	Value ⁽²⁾		Unit
			Min	Max	
M5	CC	TX_CLK to TXD[3:0], TX_EN, TX_ER invalid	5	—	ns
M6	CC	TX_CLK to TXD[3:0], TX_EN, TX_ER valid	—	25	ns
M7	CC	TX_CLK pulse width high	35%	65%	TX_CLK period
M8	CC	TX_CLK pulse width low	35%	65%	TX_CLK period

1. All timing specifications are referenced from TX_CLK = 1.4 V to the valid output levels, 0.8 V and 2.0 V.

2. Output parameters are valid for $C_L = 25 \text{ pF}$, where C_L is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value

Figure 40. MII transmit signal timing diagram



3.18.3.3 MII async inputs signal timing (CRS and COL)

Table 62. MII async inputs signal timing

Symbol	C	Characteristic	Value		Unit
			Min	Max	
M9	CC	D CRS, COL minimum pulse width	1.5	—	TX_CLK period


Figure 41. MII async inputs timing diagram



3.18.3.4 MII and RMII serial management channel timing (MDIO and MDC)

The Ethernet functions correctly with a maximum MDC frequency of 2.5 MHz.

Figure 42. MII serial management channel timing diagram



3.18.3.5 MII and RMII serial management channel timing (MDIO and MDC)

The Ethernet functions correctly with a maximum MDC frequency of 2.5 MHz.

Table 63. MII serial management channel timing⁽¹⁾


Symbol	C	Characteristic	Value		Unit
			Min	Max	
M10	CC	D MDC falling edge to MDIO output invalid (minimum propagation delay)	0	—	ns
M11	CC	D MDC falling edge to MDIO output valid (max prop delay)	—	25	ns
M12	CC	D MDIO (input) to MDC rising edge setup	10	—	ns
M13	CC	D MDIO (input) to MDC rising edge hold	0	—	ns
M14	CC	D MDC pulse width high	40%	60%	MDC period
M15	CC	D MDC pulse width low	40%	60%	MDC period

1. All timing specifications are referenced from MDC = 1.4 V (TTL levels) to the valid input and output levels, 0.8 V and 2.0 V (TTL levels). For 5 V operation, timing is referenced from MDC = 50% to 2.2 V/3.5 V input and output levels.

Table 64. RMII serial management channel timing⁽¹⁾

Symbol	C	Characteristic	Value		Unit
			Min	Max	
M10	CC	D MDC falling edge to MDIO output invalid (minimum propagation delay)	0	—	ns
M11	CC	D MDC falling edge to MDIO output valid (max prop delay)	—	25	ns
M12	CC	D MDIO (input) to MDC rising edge setup	10	—	ns
M13	CC	D MDIO (input) to MDC rising edge hold	0	—	ns
M14	CC	D MDC pulse width high	40%	60%	MDC period
M15	CC	D MDC pulse width low	40%	60%	MDC period

1. All timing specifications are referenced from MDC = 1.4 V (TTL levels) to the valid input and output levels, 0.8 V and 2.0 V (TTL levels). For 5 V operation, timing is referenced from MDC = 50% to 2.2 V/3.5 V input and output levels.

Figure 43. MII serial management channel timing diagram


3.18.3.6 RMII receive signal timing (RXD[1:0], CRS_DV)

The receiver functions correctly up to a REF_CLK maximum frequency of 50 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX_CLK frequency, which is half that of the REF_CLK frequency.

Table 65. RMII receive signal timing⁽¹⁾

Symbol	C	Characteristic	Value		Unit
			Min	Max	
R1	CC	D RXD[1:0], CRS_DV to REF_CLK setup	4	—	ns
R2	CC	D REF_CLK to RXD[1:0], CRS_DV hold	2	—	ns
R3	CC	D REF_CLK pulse width high	35%	65%	REF_CLK period
R4	CC	D REF_CLK pulse width low	35%	65%	REF_CLK period

1. All timing specifications are referenced from REF_CLK = 1.4 V to the valid input levels, 0.8 V and 2.0 V.

Figure 44. RMII receive signal timing diagram

3.18.3.7 RMII transmit signal timing (TXD[1:0], TX_EN)

The transmitter functions correctly up to a REF_CLK maximum frequency of 50 MHz + 1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX_CLK frequency, which is half that of the REF_CLK frequency.


The transmit outputs (TXD[1:0], TX_EN) can be programmed to transition from either the rising or falling edge of REF_CLK, and the timing is the same in either case. This option allows the use of non-compliant RMII PHYs.

Table 66. RMII transmit signal timing⁽¹⁾

Symbol	C	Characteristic	Value		Unit
			Min	Max	
R5	CC	D REF_CLK to TXD[1:0], TX_EN invalid	2	—	ns
R6	CC	D REF_CLK to TXD[1:0], TX_EN valid	—	14	ns
R7	CC	D REF_CLK pulse width high	35%	65%	REF_CLK period
R8	CC	D REF_CLK pulse width low	35%	65%	REF_CLK period

1. All timing specifications are referenced from REF_CLK = 1.4 V to the valid output levels, 0.8 V and 2.0 V

Figure 45. RMII transmit signal timing diagram




3.18.4 FlexRay timing

This section provides the FlexRay Interface timing characteristics for the input and output signals.

These are recommended numbers as per the FlexRay EPL v3.0 specification, and subject to change per the final timing analysis of the device.

3.18.4.1 TxEN

Figure 46. TxEN signal


Table 67. TxEN output characteristics⁽¹⁾

Symbol	C	Characteristic	Value		Unit
			Min	Max	
dCCTxEN _{RISE25}	CC	D	Rise time of TxEN signal at CC	—	9 ns
dCCTxEN _{FALL25}	CC	D	Fall time of TxEN signal at CC	—	9 ns

Table 67. TxEN output characteristics⁽¹⁾ (continued)


Symbol	C	Characteristic	Value		Unit
			Min	Max	
dCCTxEN ₀₁	CC	D Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	—	25	ns
dCCTxEN ₁₀	CC	D Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge	—	25	ns

1. TxEN pin load maximum 25 pF.

Figure 47. TxEN signal propagation delays


3.18.4.2 TxD

Figure 48. TxD signal

Table 68. TxD output characteristics^{(1),(2)}

Symbol	C	Characteristic	Value		Unit
			Min	Max	
dCCTxAym	CC	D Asymmetry of sending CC at 25 pF load (= dCCTxD _{50%} – 100 ns)	-2.45	2.45	ns
dCCTxD _{RISE25} +dCCTxD _{FALL25}	CC	D Sum of Rise and Fall time of TxD signal at the output pin ^{(3),(4)}	—	9 ⁽⁵⁾	ns
	D		—	9 ⁽⁶⁾	
dCCTxD ₀₁	CC	D Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	—	25	ns
dCCTxD ₁₀	CC	D Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge	—	25	ns

1. TxD pin load maximum 25 pF.
2. Specifications valid according to FlexRay EPL 3.0.1 standard with 20%–80% levels and a 10 pF load at the end of a 50 Ohm, 1 ns stripline. Please refer to the Very Strong I/O pad specifications.
3. Pad configured as VERY STRONG.
4. Sum of transition time simulation is performed according to Electrical Physical Layer Specification 3.0.1 and the entire temperature range of the device has been taken into account.
5. $V_{DD_HV_IO} = 5.0 \text{ V} \pm 10\%$, Transmission line $Z = 50 \text{ ohms}$, $t_{delay} = 1 \text{ ns}$, $C_L = 10 \text{ pF}$.
6. $V_{DD_HV_IO} = 3.3 \text{ V} \pm 10\%$, Transmission line $Z = 50 \text{ ohms}$, $t_{delay} = 0.6 \text{ ns}$, $C_L = 10 \text{ pF}$.

Figure 49. TxD Signal propagation delays**3.18.4.3 RxD****Table 69. RxD input characteristics**

Symbol	C	Characteristic	Value		Unit
			Min	Max	
C_CCRxD	CC	Input capacitance on RxD pin	—	7	pF
uCCLogic_1	CC	Threshold for detecting logic high	35	70	%
uCCLogic_0	CC	Threshold for detecting logic low	30	65	%
dCCRxD01	CC	Sum of delay from actual input to the D input of the first FF, rising edge	—	10	ns
dCCRxD10	CC	Sum of delay from actual input to the D input of the first FF, falling edge	—	10	ns
dCCRxAymAccept15	CC	Acceptance of asymmetry at receiving CC with 15 pF load	-31.5	44	ns
dCCRxAymAccept25	CC	Acceptance of asymmetry at receiving CC with 25 pF load	-30.5	43	ns

3.18.5 PSI5 timing

The following table describes the PSI5 timing.

Table 70. PSI5 timing

Symbol	C	Parameter	Value		Unit
			Min	Max	
t _{MSG_DLY}	CC	D	Delay from last bit of frame (CRC0) to assertion of new message received interrupt	—	3 μs
t _{SYNC_DLY}	CC	D	Delay from internal sync pulse to sync pulse trigger at the SDOUT_PSI5_n pin	—	2 μs
t _{MSG_JIT}	CC	D	Delay jitter from last bit of frame (CRC0) to assertion of new message received interrupt	—	1 cycles ⁽¹⁾
t _{SYNC_JIT}	CC	D	Delay jitter from internal sync pulse to sync pulse trigger at the SDOUT_PSI5_n pin	—	+/- $(1 \text{ PSI5_}1\mu\text{s_CLK} + 1 \text{ PBRIDGE}_\text{En_CLK})$ cycles

1. Measured in PSI5 clock cycles (PBRIDGE_{En}_CLK on the device). Minimum PSI5 clock period is 20 ns.

3.18.6 CAN timing

The following table describes the CAN timing.

Table 71. CAN timing

Symbol	Parameter	Condition	Value			Unit
			Min	Typ	Max	
t _{P(RX:TX)}	CAN controller propagation delay time standard pads	Medium type pads 25pF load	—	—	70	ns
		Medium type pads 50pF load	—	—	80	
		STRONG, VERY STRONG type pads 25pF load	—	—	60	
		STRONG, VERY STRONG type pads 50pF load	—	—	65	
t _{PLP(RX:TX)}	CAN controller propagation delay time low power pads	Medium type pads 25pF load	—	—	90	ns
		Medium type pads 50pF load	—	—	100	
		STRONG, VERY STRONG type pads 25pF load	—	—	80	
		STRONG, VERY STRONG type pads 50pF load	—	—	85	

3.18.7 UART timing

UART channel frequency support is shown in the following table.

Table 72. UART frequency support

LINFlexD clock frequency LIN_CLK (MHz)	Oversampling rate	Voting scheme	Max usable frequency (Mbaud)
80	16	3:1 majority voting	5
	8		10
	6	Limited voting on one sample with configurable sampling point	13.33
	5		16
	4		20
100	16	3:1 majority voting	6.25
	8		12.5
	6	Limited voting on one sample with configurable sampling point	16.67
	5		20
	4		25

3.18.8 I²C timing

The I²C AC timing specifications are provided in the following tables.

Table 73. I²C input timing specifications — SCL and SDA⁽¹⁾

No.	Symbol	C	Parameter	Value		Unit
				Min	Max	
1	—	CC	D Start condition hold time	2	—	PER_CLK Cycle ⁽²⁾
2	—	CC	D Clock low time	8	—	PER_CLK Cycle
3	—	CC	D Bus free time between Start and Stop condition	4.7	—	μs
4	—	CC	D Data hold time	0.0	—	ns
5	—	CC	D Clock high time	4	—	PER_CLK Cycle
6	—	CC	D Data setup time	0.0	—	ns
7	—	CC	D Start condition setup time (for repeated start condition only)	2	—	PER_CLK Cycle
8	—	CC	D Stop condition setup time	2	—	PER_CLK Cycle


1. I²C input timing is valid for Automotive and TTL inputs levels, hysteresis enabled, and an input edge rate no slower than 1 ns (10% – 90%).

2. PER_CLK is the SoC peripheral clock, which drives the I²C BIU and module clock inputs. See the Clocking chapter in the device reference manual for more detail.

Table 74. I²C output timing specifications — SCL and SDA^{(1),(2),(3),(4)}

No.	Symbol	C	Parameter	Value		Unit
				Min	Max	
1	—	CC	D Start condition hold time	6	—	PER_CLK Cycle ⁽⁵⁾
2	—	CC	D Clock low time	10	—	PER_CLK Cycle
3	—	CC	D Bus free time between Start and Stop condition	4.7	—	μs
4	—	CC	D Data hold time	7	—	PER_CLK Cycle
5	—	CC	D Clock high time	10	—	PER_CLK Cycle
6	—	CC	D Data setup time	2	—	PER_CLK Cycle
7	—	CC	D Start condition setup time (for repeated start condition only)	20	—	PER_CLK Cycle
8	—	CC	D Stop condition setup time	10	—	PER_CLK Cycle

1. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.
2. Output parameters are valid for CL = 25 pF, where CL is the external load to the device (lumped). The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value.
3. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
4. Programming the IBFD register (I²C bus Frequency Divider) with the maximum frequency results in the minimum output timings listed. The I²C interface is designed to scale the data transition time, moving it to the middle of the SCL low period. The actual position is affected by the pre-scale and division values programmed in the IBC field of the IBFD register.
5. PER_CLK is the SoC peripheral clock, which drives the I²C BIU and module clock inputs. See the Clocking chapter in the device reference manual for more detail.

Figure 50. I²C input/output timing

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.


The following table lists the case numbers for SPC58xEx.

Table 75. Package case numbers

Package Type	Device Type	Package reference
eLQFP176	Production	8153717
FPBGA292	Production	8537045

4.1 eLQFP176 package information

Figure 51. eLQFP176 package outline



eLQFP 176 24x24x1.4 FOOT PRINT 2.0 EXPOSED PAD DOWN

PACKAGE CODE : A0A4
REFERENCE : 8153717

JEDEC/EIAJ REFERENCE NUMBER : JEDEC MS-026-BGA-HD

Table 76. eLQFP176 package mechanical data

Symbol	Dimensions					
	Millimeters			Inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	—	—	1.60	—	—	0.063
A1	0.05	—	0.15	0.002	—	0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
b	0.17	0.22	0.27	0.007	0.009	0.011
c	0.09	—	0.20	0.003	—	0.008
D	25.80	26.00	26.20	1.016	1.023	1.031
D1	23.90	24.00	24.10	0.941	0.945	0.949
D2 ⁽²⁾	7.30	—	8.95	0.287	—	0.352
D3	—	21.5	—	—	0.846	—
E	25.80	26.00	26.20	1.016	1.023	1.031
E1	23.90	24.00	24.10	0.941	0.945	0.949
E2	7.30	—	8.95	0.287	—	0.352
E3 ⁽²⁾	—	21.50	—	—	0.846	—
e	—	0.50	—	—	0.019	—
L	0.45	0.60	0.75		0.024	
L1	—	1.00	—	—	0.039	—
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc	—	—	0.08	—	—	0.003

1. Values in inches are converted from millimeters (mm) and rounded to four decimal digits.

2. The size of exposed pad is variable depending on leadframe design pad size.

4.2 FPBGA292 package information

Figure 52. FPBGA292 package outline




Table 77. FPBGA292 package mechanical data

REF.	Dimensions					
	Millimeters			Inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A ⁽²⁾	—	—	1.8	—	—	0.071
A1	0.35	—	—	0.014	—	—
A2	—	0.53	—	—	0.021	—
A4	—	—	0.80	—	—	0.031
D	16.85	17.00	17.15	0.663	0.669	0.675
D1	—	15.20	—	—	0.598	—
E	16.85	17.00	17.15	0.663	0.669	0.675
E1	—	15.20	—	—	0.598	—
e	—	0.80	—	—	0.031	—
b ⁽³⁾	0.50	0.55	0.60	0.019	0.021	0.023
Z	—	0.90	—	—	0.035	—
aaa	—	—	0.15	—	—	0.006
bbb	—	—	0.10	—	—	0.004
ddd	—	—	0.12	—	—	0.005
eee ⁽⁴⁾	—	—	0.15	—	—	0.006
fff ⁽⁵⁾	—	—	0.08	—	—	0.003

1. Values in inches are converted from millimeters (mm) and rounded to four decimal digits.

2. FPBGA stands for Fine Pitch Plastic Ball Grid Array.

Fine pitch: e < 1.00mm pitch.

Low Profile: The total profile height (Dim A) is measured from the seating plane to the top of the component.

The maximum total package height is calculated by the following methodology:

$A_{max} = A4 \text{ Typ} + A2 \text{ Typ} + A1 \text{ Typ} + (A1^2 + A2^2 + A4^2 \text{ tolerance values})^{1/2}$

3. The typical ball diameter before mounting is 0.55 mm.

4. The tolerance of position that controls the location of the pattern of balls with respect to datums A and B. For each ball there is a cylindrical tolerance zone eee perpendicular to datum C and located on true position with respect to datums A and B as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone.

5. The tolerance of position that controls the location of the balls within the matrix with respect to each other. For each ball there is a cylindrical tolerance zone fff perpendicular to datum C and located on true position as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone. Each tolerance zone fff in the array is contained entirely in the respective zone eee above. The axis of each ball must lie simultaneously in both tolerance zones.

4.3 Package thermal characteristics

The following tables describe the thermal characteristics of the device. The parameters in this chapter have been evaluated by considering the device consumption configuration reported in the [Section 3.7: Device consumption](#)

4.3.1 LQFP176

Table 78. Thermal characteristics for 176 exposed pad LQFP package⁽¹⁾

Symbol	C	Parameter	Conditions	Value	Unit
$R_{\theta JA}$	CC	D Junction-to-Ambient, Natural Convection ⁽²⁾	Four layer board (2s2p)	21	°C/W
$R_{\theta JMA}$	CC	D Junction-to-Moving-Air, Ambient ⁽²⁾	at 200 ft./min., four layer board (2s2p)	19	°C/W
$R_{\theta JB}$	CC	D Junction-to-board ⁽³⁾	—	9	°C/W
$R_{\theta JCtop}$	CC	D Junction-to-case top ⁽⁴⁾	—	8	°C/W
$R_{\theta JCbottom}$	CC	D Junction-to-case bottom ⁽⁵⁾	—	1	°C/W
Ψ_{JT}	CC	D Junction-to-package top ⁽⁶⁾	Natural convection	2	°C/W

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
5. Thermal resistance between the die and the exposed pad ground on the bottom of the package based on simulation without any interface resistance.
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

4.3.2 BGA292

Table 79. Thermal characteristics for 292-pin BGA⁽¹⁾

Symbol	C	Parameter	Conditions	Value	Unit
$R_{\theta JA}$	CC	D Junction-to-Ambient, Natural Convection ⁽²⁾	Four layer board (2s2p)	24	°C/W
$R_{\theta JMA}$	CC	D Junction-to-Moving-Air, Ambient ⁽²⁾	at 200 ft./min., four layer board (2s2p)	21	°C/W
$R_{\theta JB}$	CC	D Junction-to-board ⁽³⁾	—	14	°C/W
$R_{\theta JC}$	CC	D Junction-to-case ⁽⁴⁾	—	7	°C/W
Ψ_{JT}	CC	D Junction-to-package top ⁽⁵⁾	Natural convection	2	°C/W

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-6 with the board (JESD51-9) horizontal.
3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
5. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

4.3.3 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T_J , can be obtained from the equation:

Equation 1

$$T_J = T_A + (R_{\theta JA} * P_D)$$

where:

T_A = ambient temperature for the package (°C)

$R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

P_D = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The differences between the values determined for the single-layer (1s) board compared to a four-layer board that has two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

- ⟨ Construction of the application board (number of planes)
- ⟨ Effective size of the board which cools the component
- ⟨ Quality of the thermal and electrical connections to the planes
- ⟨ Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between the vias leaves the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- ⟨ One oz. (35 micron nominal thickness) internal planes
- ⟨ Components are well separated
- ⟨ Overall power dissipation on the board is less than 0.02 W/cm²

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

Equation 2

$$T_J = T_B + (R_{\theta JB} * P_D)$$

where:

T_B = board temperature for the package perimeter (°C)

$R_{\theta JB}$ = junction-to-board thermal resistance (°C/W) per JESD51-8

P_D = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, the junction temperature is predictable if the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

Equation 3

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

$R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

$R_{\theta JC}$ = junction-to-case thermal resistance (°C/W)

$R_{\theta CA}$ = case to ambient thermal resistance (°C/W)

$R_{\theta JC}$ is device related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction-to-board thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models. More accurate compact Flotherm models can be generated upon request.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter (Ψ_{JT}) to determine the junction temperature by measuring the temperature at the top center of the package case using the following equation:

Equation 4

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

T_T = thermocouple temperature on top of the package (°C)

Ψ_{JT} = thermal characterization parameter (°C/W)

P_D = power dissipation in the package (W)

The thermal characterization parameter is measured in compliance with the JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. Position the thermocouple so that the thermocouple junction rests on the package. Place a small amount of epoxy on the thermocouple junction and approximately 1

mm of wire extending from the junction. Place the thermocouple wire flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

When board temperature is perfectly defined below the device, it is possible to use the thermal characterization parameter (Ψ_{JPB}) to determine the junction temperature by measuring the temperature at the bottom center of the package case (exposed pad) using the following equation:

Equation 5

$$T_J = T_B + (\Psi_{JPB} \times P_D)$$

where:


T_T = thermocouple temperature on bottom of the package (°C)

Ψ_{JT} = thermal characterization parameter (°C/W)

P_D = power dissipation in the package (W)

5 Ordering information

Figure 53. Commercial product scheme



1. Please contact your ST sales office to ask for the availability of a particular commercial product.
 2. Features (e.g. flash, RAM or peripherals) not included in the commercial product cannot be used. ST cannot be called to take any liability for features used outside the commercial product.

Table 80. Code Flash options

Table 35. SPC Flash Options				
SPC58xE84 (6M)	SPC58xE80 (4M)	Partition	Start address	End address
16	16	0	0x00FC0000	0x00FC3FFF
16	16	0	0x00FC4000	0x00FC7FFF
16	16	1	0x00FC8000	0x00FCBFFF
16	16	1	0x00FCC000	0x00FCFFFF
32	32	0	0x00FD0000	0x00FD7FFF
32	32	1	0x00FD8000	0x00FDFFFF

Table 80. Code Flash options (continued)

SPC58xE84 (6M)	SPC58xE80 (4M)	Partition	Start address	End address
64	64	0	0x00FE0000	0x00FEFFFF
64	64	0	0x00FF0000	0x00FFFFFF
128	128	0	0x01000000	0x0101FFFF
128	128	1	0x01020000	0x0103FFFF
256	256	0	0x01040000	0x0107FFFF
256	256	0	0x01080000	0x010BFFFF
256	256	0	0x010C0000	0x010FFFFFF
256	256	0	0x01100000	0x0113FFFF
256	256	0	0x01140000	0x0117FFFF
256	256	0	0x01180000	0x011BFFFF
256	256	0	0x011C0000	0x011FFFFFF
256	256	1	0x01200000	0x0123FFFF
256	256	1	0x01240000	0x0127FFFF
256	256	1	0x01280000	0x012BFFFF
256	256	1	0x012C0000	0x012FFFFFF
256	256	1	0x01300000	0x0133FFFF
256	256	1	0x01340000	0x0137FFFF
256	256	1	0x01380000	0x013BFFFF
256	NA	5	0x013C0000	0x013FFFFFF
256	NA	5	0x01400000	0x0143FFFF
256	NA	5	0x01440000	0x0147FFFF
256	NA	5	0x01480000	0x014BFFFF
256	NA	5	0x014C0000	0x014FFFFFF
256	NA	5	0x01500000	0x0153FFFF
256	NA	5	0x01540000	0x0157FFFF
256	NA	5	0x01580000	0x015BFFFF

Table 81. RAM options⁽¹⁾

SPC58NE84	SPC58EE84	SPC58NE80	SPC58EE80	Type	Start address	End address
768	768	768	768			
128	128	128	128	PRAMC_0	0x40060000	0x4007FFFF
160	160	160	160	PRAMC_1	0x40080000	0x400A7FFF
256	256	256	256	PRAMC_2 (STBY)	0x400A8000	0x400E7FFF
64	64	64	64	PRAMC_3	0x400E8000	0x400F7FFF

Table 81. RAM options⁽¹⁾ (continued)

SPC58NE84	SPC58EE84	SPC58NE80	SPC58EE80	Type	Start address	End address
768	768	768	768			
64	64	64	64	D_MEM CPU_0	0x50800000	0x5080FFFF
64	64	64	64	D_MEM CPU_1	0x51800000	0x5180FFFF
32	32	32	32	D_MEM CPU_2	0x52800000	0x52807FFF

1. RAM size is the sum of TCM and SRAM.

6 Revision history

Table 82. Document revision history

Date	Revision	Changes
10-Jun-2016	1	<p>Initial release.</p> <p>Following are the changes for this release of the document:</p> <p>Editorial and formatting updates throughout the document. Updated the cover page.</p> <p><i>Section 1.2: Description:</i> Replaced “SPC58NE84x” with “SPC58xEx”.</p> <p><i>Table 2: SPC58xEx feature summary:</i> Updated table.</p> <p><i>Section 1.5: Features:</i> Updated the feature bullet points.</p> <p><i>Section 2.1: Pad dimensions/ KGD coordinates:</i> Added this section.</p> <p><i>Section 3.1: Introduction:</i> – Removed text “The IPs and...for the details”. – Removed the two notes.</p>
03-April-2017	2	<p><i>Section 3.2: Absolute maximum ratings:</i> – Added text “Exposure to absolute ... reliability” – Added text “even momentarily”</p> <p><i>Table 4: Absolute maximum ratings:</i> – Updated values in conditions column. – Added parameter T_{TRIN}. – For parameter “T_{STG}”, maximum value updated from “175” to “125” – Added new parameter “T_{PAS}” – For parameter “I_{INJ}”, description updated from “maximum...PAD” to “maximum DC...pad”</p> <p><i>Table 5: Operating conditions:</i> – For parameter “V_{DD_LV}”, added footnote “In the range...” – For parameter “V_{DD_LV}”, changed the classification from “D” to “P” – For parameter “$V_{DD_HV_ADR_S}$”, removed the second row. – For parameter $V_{DD_HV_ADR_S}-V_{DD_HV_ADV}$, updated the min value. – Added footnote “The maximum number...” to parameter F_{SYS}. – For parameter “$V_{DD_HV_ADR_S}-V_{DD_HV_ADV}$”, swapped the “conditions” and “Min” columns.</p>

Table 82. Document revision history (continued)

Date	Revision	Changes
03-April-2017	2	<p>Added new table <i>Table 6: PRAM wait states configuration</i>.</p> <p><i>Table 7: Device supply relation during power-up/power-down sequence</i>: Updated the table.</p> <p><i>Section 3.6: Temperature profile</i>: Added text "Mission profile with junction....representative for validation"</p> <p><i>Table 9: Device consumption</i>:</p> <ul style="list-style-type: none"> – Updated parameter "I_{DDHALT}" – Updated parameter "I_{DDSTOP}" – Changed the condition from "C" to "D" for parameter "$I_{DD_LV_BD}$" – Changed the condition from "C" to "T" for parameter "$I_{DD_HV_BD}$" – Changed from "Cc" to "SR" for parameters "I_{SPIKE} and dI" – Changed the condition from "P" to "T" for parameter "I_{DDOFF}" – Updated the max values for parameter I_{DD_LKG}. – Deleted parameters: $I_{DDSTBY8}$, $I_{DDSTBY128}$, and $I_{DDSTBY256}$. <p><i>Table 11: I/O input electrical characteristics</i>: Added parameter "$V_{ihcmos\ BD}$".</p> <p><i>Table 13: WEAK/SLOW I/O output characteristics</i>:</p> <ul style="list-style-type: none"> – For parameter "F_{max_W}", updated condition "25 pF load" to "CL=25pF". – For parameter "t_{TR_S}", changed min value (25 pF load) from "4" to "3". – Changed min value (50 pF load) from "6" to "5". <p><i>Table 17: I/O consumption</i>: Updated all the max values of parameters, I_{DYN_W} and I_{DYN_M}</p> <p><i>Table 11: I/O input electrical characteristics</i> Updated table footnote 1.</p> <p><i>Section 3.8: I/O pad specification</i>:</p> <ul style="list-style-type: none"> – Replaced all occurrences of "50 pF load" with "CL=50pF". – Removed note "The external ballast....". <p><i>Section 3.8.2: I/O output DC characteristics</i>: Added note "10%/90% is the...."</p> <p><i>Table 15: STRONG/FAST I/O output characteristics</i></p> <ul style="list-style-type: none"> – Parameter "I_{DCMAX_S}" updated: – Condition added "$V_{DD}=5V\pm10\%$" – Condition added "$V_{DD}=3.3V\pm10\%$, Max value updated to 5.5mA <p><i>Table 19: Reset Pad state during power-up and reset</i>: Added this table.</p>

Table 82. Document revision history (continued)

Date	Revision	Changes
03-April-2017	2	<p><i>Table 20: PLL0 electrical characteristics:</i></p> <ul style="list-style-type: none"> – For parameter “I_{PLL0}”, classification changed from “C” to “T”. – Footnote “Jitter values...measurement” added for parameters: $\Delta_{PLL0PHI0SPJ}$ $\Delta_{PLL0PHI1SPJ}$ $\Delta_{PLL0LTJ}$ <p><i>Table 21: PLL1 electrical characteristics:</i></p> <ul style="list-style-type: none"> – For parameter “I_{PLL1}”, classification changed from “C” to “T”. – Footnote “Jitter values...measurement” added for parameter $\Delta_{PLL1PHI0SPJ}$ <p><i>Table 22: External 40 MHz oscillator electrical specifications:</i></p> <ul style="list-style-type: none"> – Classification for parameters “C_{S_EXTAL}” and “C_{S_XTAL}” changed from “T” to “D”. – Updated classification, conditions, min and max values for parameter “g_m”. – Updated parameters C_{S_EXTAL}, and C_{S_XTAL}. <p>Renamed the section “RC oscillator 1024 kHz” to Section 3.11.4: Low power RC oscillator“</p> <p><i>Table 24: Internal RC oscillator electrical specifications:</i></p> <ul style="list-style-type: none"> – For parameter “I_{FIRC}”, replaced max value of 300 with 600. – Added footnote to the description. – For parameter I_{FIRC}, changed the max value to 600 and added footnote. – Min, Typ and Max value of “δf_{var_SW}” updated from “-1”, “-”, “1” to “-0.5”, “± 0.3” and “0.5” respectively. <p><i>Table 23: 32 kHz External Slow Oscillator electrical specifications:</i></p> <p>For parameter “g_{msxosc}”, changed the classification to “P”.</p> <p><i>Table 25: 1024 kHz internal RC oscillator electrical characteristics:</i></p> <p>For parameter “δf_{var_T}”, and “δf_{var_V}” changed the classification to “P”.</p> <p><i>Table 27: SARn ADC electrical specification:</i></p> <ul style="list-style-type: none"> – Classification for parameter “$I_{ADCREFH}$” changed from “C” to “T”. – For parameter f_{ADCK} (High frequency mode), changed min value from “7.5” to “> 13.33”. – Deleted footnote “Values are subject to change (possibly improved to ± 2 LSB) after characterization”

Table 82. Document revision history (continued)

Date	Revision	Changes
03-April-2017	2	<p><i>Table 28: ADC-Comparator electrical specification:</i></p> <ul style="list-style-type: none"> – Classification for parameter “I_{ADCREFH}” changed from “C” to “T” – Removed table footnote “Values are subject to change (possibly improved to ± 2 LSB) after characterization” – For parameter f_{ADCK}, replaced the min value “7.5” with “>13.33” <p><i>Table 26: ADC pin specification:</i></p> <p>For I_{LKG} changed condition “C” to “—”.</p> <p><i>Table 29: SDn ADC electrical specification:</i></p> <ul style="list-style-type: none"> – Added footnote “When using a GAIN ... resolution of 15 bits” to parameter “RESOLUTION”. – Added footnote “Conversion offset ... offset error” to parameter V_{OFFSET}. – Removed footnote “SNR value guaranteed ... frequency range” from parameters- SNR_{DIFF150} and SNR_{DIFF333}. – In V_{cmrr}, changed “SR” to “CC” and “D” to “T” – Changed min value from “1.5” to “—” in parameter “I_{ADV_D}” – Changed min value from “3” to “—” in parameter “ΣI_{ADR_D}”. – Added footnote “Consumption is given ... set-up” to parameter “ΣI_{ADR_D}” – Removed footnote “Sampling is f_{ADCD_M}/2” – Updated footnote “S/D ADC is ...12 dB” – Added table footnote “This parameter ...3 dB less” to parameters - SNR_{DIFF150}, SNR_{DIFF333}, and SNR_{SE150} – Replaced the max value of ΣI_{ADR_D} of “16” with “80”. <p><i>Figure 8: Input equivalent circuit (Fast SARn and SARB channels):</i></p> <p>Updated the figure.</p> <p><i>Table 30: Temperature sensor electrical characteristics:</i></p> <p>For “temperature monitoring range”, classification removed (was C)</p> <p><i>Table 35: LFAST PLL electrical characteristics:</i></p> <ul style="list-style-type: none"> – Min and Max value of parameter “ERR_{REF}” updated from “TBD” to “-1” and “+1” respectively – Max value of parameter “PN” updated from “TBD” to “-58” – Frequency of parameter “ΔPER_{REF}” updated from “10MHz” to “20MHz”. – Max value of parameter “ΔPER_{REF}” for condition “Single period” updated from “TBD” to “350” – Min and Max value of parameter “ΔPER_{REF}” for condition “Long period” updated from “TBD” to “-500” and “+500” respectively. <p><i>Table 36: Aurora LVDS electrical characteristics:</i></p> <ul style="list-style-type: none"> – For parameter ΔV_{I_LL} , changed classification to “T” – For parameter ΔV_{OD_LVDS} , changed the classification to "T".

Table 82. Document revision history (continued)

Date	Revision	Changes
03-April-2017	2	<p>Table 44: Voltage monitor electrical characteristics:</p> <ul style="list-style-type: none"> – For V_{POR200_C}, changed the min value from 1.96 to 1.80 – For V_{POR031_C}, changed the max value from 0.85 to 0.97. – For $T_{VMFILTER}$, replaced T with D. – Min value of "V_{POR200_C}" updated from "1.96" to "1.80" – Max value of "V_{POR031_C}" updated from ".85" "0.97" – Changed the min value of parameter V_{POR200_C} from "1.96" to "1.80" – Changed the max value of parameter V_{POR031_C} from "0.85" to "0.97" – Changed the condition of parameter $T_{VMFILTER}$ from "T" to "D" <p>Table 37: Power management regulators:</p> <ul style="list-style-type: none"> – Removed text "In parts packaged with LQFP176, the auxiliary and clamp regulators cannot be enabled" from note 2. – Removed column "Internal linear regulator internal ballast" – Removed "Internal standby regulator" from SPC58NE84E7 device. <p>Table 38: External components integration:</p> <ul style="list-style-type: none"> – For PMOS, replaced "STT4P3LLH6" with "PMPB100XPEA" – For NMOS, replaced "STT6N3LLH6" with "PMPB55XNEA" – Added table footnote to typ value of C_{S2}. – Updated the parameters under "SMPS Regulator Mode" – Removed table footnote "External components number....." <p>Table 43: SMPS Regulator specifications:</p> <ul style="list-style-type: none"> – Removed "Power-up, before trimming, no load", from V_{SMPS}. – Updated the Min, Typ, and Max values for "After trimming, max load" – Added parameter δF_{SMPS}. – Updated parameter V_{SMPS}. – Added new parameter δF_{SMPS} <p>Table 39: Linear regulator specifications:</p> <ul style="list-style-type: none"> – Classification of parameter "IDD_{MREG}" changed from "P" to "T". – Classification of parameter "IDD_{MREG}" changed from "T" to "P". <p>Table 40: Auxiliary regulator specifications:</p> <ul style="list-style-type: none"> – Classification of parameter "IDD_{AUX}" changed from "P" to "T". – Classification of parameter "IDD_{AUX}" changed from "T" to "P". <p>Table 42: Standby regulator specifications:</p> <ul style="list-style-type: none"> – Classification of parameter "IDD_{SBY}" changed from "P" to "T". – Classification of parameter "IDD_{SBY}" changed from "T" to "P". <p>Figure 17: Voltage monitor threshold definition: Updated the figure.</p>

Table 82. Document revision history (continued)

Date	Revision	Changes
03-April-2017	2	<p><i>Section 3.17: Flash memory:</i> Updated the section.</p> <p><i>Table 49: Nexus debug port timing:</i> Classification of parameters “t_{EVTIPW}” and “t_{EVTOPW}” changed from “P” to “D”.</p> <p><i>Table 55: DSPI CMOS master modified timing (full duplex and output only) — MTFE = 1, CPHA = 0 or 1:</i> Changed the Min value of tsck (very strong) from 33 to 59.</p> <p><i>Table 56: DSPI LVDS master timing — full duplex — modified transfer format (MTFE = 1), CPHA = 0 or 1:</i> Added footnote “LVDS differential load considered is the capacitance on each terminal of the differential pair, as shown in Figure 12” to t_{SCK}.</p> <p><i>Table 57: DSPI LVDS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock,:</i> Added footnote “LVDS differential load considered is the capacitance on each terminal of the differential pair, as shown in Figure 12” to t_{SCK}.</p> <p><i>Table 53: DSPI channel frequency support:</i> Added column to show slower and faster frequencies.</p> <p><i>Section 5: Ordering information:</i> Renamed figure “Ordering information scheme” to “Commercial product scheme”</p> <p>Added tables: Table 80: Code Flash options, and Table 81: RAM options</p>

Table 82. Document revision history (continued)

Date	Revision	Changes
10-Oct-2017	3	<p>Following are the changes for this release of the document:</p> <p>Editorial and formatting changes throughout the document.</p> <p>Replaced all references of "SPC58xEx_IO_Definition_v3.1.xlsx" attached to this document by "device pin out IO definition excel file"</p> <p>Updated the cover page.</p> <p><i>Table 3: Parameter classifications:</i></p> <ul style="list-style-type: none"> – Updated the description of classification tag "T". <p><i>Table 4: Absolute maximum ratings:</i></p> <ul style="list-style-type: none"> – Added text "In the range [1.26-1.33] V and if the above-mentioned....." to note 1. <p><i>Table 5: Operating conditions:</i></p> <ul style="list-style-type: none"> – Removed note "Core voltage as" – Changed the max value of parameter V_{RAMP_LV} to "20". <p><i>Table 9: Device consumption:</i> Updated table and its values.</p> <ul style="list-style-type: none"> – Removed parameters I_{DDAR_LV}, and I_{DDAR_HV} – Updated parameter "I_{DDHALT}" – Updated parameter "I_{DDSTOP}" – "I_{DD_LKG}" parameter: Classification "P" changed to "C" when $T_J = 40$ °C. Added footnote "I_{DD_LKG} and I_{DD_LV} are reported as..." – "I_{DD_LV}" parameter: added footnote "I_{DD_LKG} and I_{DD_LV} are reported as..." <p><i>Table 13: WEAK/SLOW I/O output characteristics:</i></p> <ul style="list-style-type: none"> – For parameter "$tskew_wl$", changed max value from "30" to "25". <p><i>Table 14: MEDIUM I/O output characteristics:</i></p> <ul style="list-style-type: none"> – For parameter "$tskew_wl$", changed max value from "30" to "25". <p><i>Table 15: STRONG/FAST I/O output characteristics:</i></p> <ul style="list-style-type: none"> – For parameter "$tskew_wl$", changed max value from "30" to "25". <p><i>Table 11: I/O input electrical characteristics:</i></p> <ul style="list-style-type: none"> – For parameter "V_{ihcmos} BD", swapped the conditions for off and on. – Replaced all references to the IO_definitions excel file by "the device pin out IO definition excel file" <p><i>Table 20: PLL0 electrical characteristics:</i></p> <ul style="list-style-type: none"> – Added "f_{INFIN}" – Symbol "f_{INFIN}" : changed "C" by "—" in column "C" <p><i>Table 21: PLL1 electrical characteristics:</i></p> <ul style="list-style-type: none"> – Added "f_{INFIN}" – Symbol "f_{INFIN}" : changed "C" by "—" in column "C" <p><i>Table 23: 32 kHz External Slow Oscillator electrical specifications:</i></p> <ul style="list-style-type: none"> – Added "CC" to T_{sxosc}. <p><i>Table 26: ADC pin specification:</i></p> <ul style="list-style-type: none"> – For parameter C_{P2}, updated the max value to "1". – Updated Max value for C_S <p><i>Table 27: SARn ADC electrical specification:</i></p> <ul style="list-style-type: none"> – Added symbols $tADCINIT$ and $tADCBIASINIT$ <p><i>Table 28: ADC-Comparator electrical specification:</i></p> <ul style="list-style-type: none"> – Added new parameter "$t_{ADCINITSBY}$".

Table 82. Document revision history (continued)

Date	Revision	Changes
10-Oct-2017	3 (cont')	<p><i>Table 29: SDn ADC electrical specification:</i></p> <ul style="list-style-type: none"> – Added note “Propagation of the information...” to parameter $t_{LATENCY}$. – For parameter $F_{rolloff}$ (Stop band attenuation, Modified bandwidth mode), updated all the conditions. <p><i>Table 31: LVDS pad startup and receiver electrical characteristics:</i></p> <ul style="list-style-type: none"> – For parameter ILVDS_BIAS, changed the characteristics to “C” <p><i>Table 35: LFAST PLL electrical characteristics:</i></p> <ul style="list-style-type: none"> – Min and Max value of parameter “ERR_{REF}” updated from “TBD” to “-1” and “+1” respectively – Max value of parameter “PN” updated from “TBD” to “-58” – Frequency of parameter “ΔPER_{REF}” updated from “10MHz” to “20MHz”. – Max value of parameter “ΔPER_{REF}” for condition “Single period” updated from “TBD” to “350” – Min and Max value of parameter “ΔPER_{REF}” for condition “Long period” updated from “TBD” to “-500” and “+500” respectively. <p><i>Figure 17: Voltage monitor threshold definition:</i></p> <ul style="list-style-type: none"> – Right blue line adjusted on the top figure <p><i>Table 38: External components integration:</i></p> <ul style="list-style-type: none"> – For parameter C_{S1_B}, replaced “HV supply” with “LV supply” in parameter description column. <p><i>Table 77: FPBGA292 package mechanical data:</i></p> <ul style="list-style-type: none"> – Updated the second table footnote. <p><i>Section 3.17: Flash memory:</i></p> <ul style="list-style-type: none"> – Updated the section. <p><i>Section 3.18.6: CAN timing:</i></p> <ul style="list-style-type: none"> – Added this section.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved