

LDBL20

200 mA very low quiescent current linear regulator IC in (0.47x0.47) mm² STSTAMP[™] package

Datasheet - production data



Features

- Input voltage from 1.5 to 5.5 V
- Ultra low dropout voltage (200 mV typ. at 200 mA load)
- Very low quiescent current (20 µA typ. at no-load, 0.03 µA typ. in off mode)
- Output voltage tolerance: ± 1.5% @ 25 °C
- 200 mA guaranteed output current
- High PSRR (80 dB@1 kHz, 50 db@ 100 kHz)
- Wide range of output voltages available on request: from 0.8 V up to 5.0 V in 50 mV step
- Logic-controlled electronic shutdown
- Internal soft-start
- Optional output voltage discharge feature
- Compatible with ceramic capacitor C_{OUT} = 0.47 µF
- Internal constant current and thermal protections
- Available in STSTAMP™ (0.47x0.47) mm² package
- Operating temperature range: -40 °C to 125 °C

Applications

- Mobile phones
- Tablet
- Digital still cameras (DSC)
- Wearable devices
- Portable media players

Description

The LDBL20 high accuracy voltage regulator provides 200 mA of maximum current from an input voltage ranging from 1.5 V to 5.5 V, with a typical dropout voltage of 200 mV.

It is available in the new STSTAMP[™] package, allowing the maximum space saving.

The device is stabilized with a ceramic capacitor on the output. The ultra low drop voltage, low quiescent current and low noise features, together with the internal soft-start circuit, make the LDBL20 suitable for low power batteryoperated applications.

An enable logic control function puts the LDBL20 in shutdown mode with a total current consumption lower than 0.2 μ A. Constant current and thermal protection are provided.

August 2017

DocID028296 Rev 2

1/21 www.st.com

This is information on a product in full production.

Contents

Cor	ntents		
1	Diagram	۱	3
2	Pin conf	figuration	4
3	Typical	application	5
4	Maximu	m ratings	6
5	Electrica	al characteristics	7
6	Applicat	tion information	9
	6.1	Soft-start function	
	6.2	Output discharge function	9
	6.3	Input output capacitors	
7	Typical	characteristics	10
8	Recomn	nendation on PCB assembly	14
8	Recomn 8.1	nendation on PCB assembly PCB design recommendations	
8			14
8	8.1	PCB design recommendations	14 14
8	8.1 8.2	PCB design recommendations	14 14 14
8	8.1 8.2 8.3	PCB design recommendations Stencil Solder paste	14 14 14 14
8 9	8.1 8.2 8.3 8.4 8.5	PCB design recommendations Stencil Solder paste Placement	14 14 14 14 15
-	8.1 8.2 8.3 8.4 8.5	PCB design recommendations Stencil Solder paste Placement Reflow profile	14 14 14 14 14 15 16
-	8.1 8.2 8.3 8.4 8.5 Package 9.1	PCB design recommendations Stencil Solder paste Placement Reflow profile e information	14 14 14 14 15 16 17
9	8.1 8.2 8.3 8.4 8.5 Package 9.1	PCB design recommendations Stencil Solder paste Placement Reflow profile e information	14 14 14 14 15 16 17 19



1 Diagram



3

The output discharge MOSFET is optional.



2 Pin configuration





"#" indicates the marking digit. Refer to *Table 7: "Order code"*. The top horizontal bar identifies pin 1 on top right corner.

Pin	Symbol	Function	
3	OUT	Output voltage	
4	GND	Common ground	
1	EN	Enable pin logic input: low = shutdown, high = active	
2	IN	Input voltage	



3 Typical application





4 Maximum ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vin	Input voltage	- 0.3 to 7	V
V _{OUT}	Output voltage	- 0.3 to V _{IN} + 0.3	V
VEN	Enable input voltage	- 0.3 to 7	V
Іоит	Output current	Internally limited	mA
PD	Power dissipation	Internally limited	mW
Tstg	Storage temperature range	- 40 to 150	°C
T _{OP}	Operating junction temperature range	- 40 to 125	°C



Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

Symbol	Parameter	Test conditions	Value	Unit
	ESD protection voltage	HBM	4	kV
ESD		MM	400	V
		CDM	500	V

Table 3: ESD performance

Table 4: Thermal performance

Symbol	Parameter	Value	Unit
RthJA	Thermal resistance junction-ambient	230	°C/W

57

5 Electrical characteristics

 T_{J} = 25 °C, V_{IN} = $V_{OUT(NOM)}$ + 1 V or 1.5 V, whichever is greater, C_{IN} = C_{OUT} = 1 μF , I_{OUT} = 1 mA, V_{EN} = V_{IN} , unless otherwise specified.

Symbol	Parameter	Table 5: LDBL20 electrical charac	Min.	Тур.	Max.	Unit
Vin	Operating input voltage		1.5		5.5	V
V _{OUT}		louτ = 1 mA, T _J = 25 °C	-1.5		+1.5	%
	V _{OUT} accuracy	l _{OUT} = 1 mA, -40 °C <tj<125 td="" °c<=""><td>-3</td><td></td><td>+3</td><td>%</td></tj<125>	-3		+3	%
ΔV_{OUT}	Static line regulation ⁽¹⁾	$\label{eq:Vout(NOM)} \begin{array}{l} V_{OUT(NOM)} + 1 \ V \leq V_{IN} \leq 5.5 \ V, \\ I_{OUT} = 10 \ mA \end{array}$		0.02		%/V
	regulation	-40 °C <tj<125 td="" °c<=""><td></td><td></td><td>0.2</td><td></td></tj<125>			0.2	
ΔV out	Static load	Iout = 0 mA to 200 mA		10		mV
	regulation	-40 °C <tj<125 td="" °c<=""><td></td><td></td><td>0.01</td><td>%/mA</td></tj<125>			0.01	%/mA
		Iout = 30 mA, V _{OUT} = 2.8 V		35		
Vdrop	Dropout voltage	Iout = 200 mA, Vout = 2.8 V -40 °C <tj<125 td="" °c<=""><td></td><td>200</td><td>350</td><td>mV</td></tj<125>		200	350	mV
θN	Output noise voltage	10 Hz to 100 kHz, I _{OUT} = 10 mA		45		µVrms/Vout
01/15	Supply voltage	$V_{IN} = V_{OUT(NOM)}$ + 1 V +/- VRIPPLE VRIPPLE = 0.2 V Frequency =1 kHz Iout = 30 mA		80		
SVR	rejection	$V_{IN} = V_{OUT(NOM)} + 1 V + /- V_{RIPPLE}$ $V_{RIPPLE} = 0.2 V$ $Frequency = 100 \text{ kHz}$ $I_{OUT} = 30 \text{ mA}$		55	dB	dB
lo	Quiescent	Iout = 0 mA		20	40	
iQ.	current	I _{OUT} = 200 mA		100		μΑ
Standby	Standby current	V_{IN} input current in OFF mode: $V_{EN} = GND$		0.03	0.2	μΑ
I _{SC}	Short-circuit current	R _L = 0	250	350		mA
Ron	Output voltage discharge MOSFET			100		Ω
Ven	Enable input logic low	V _{IN} = 1.5 V to 5.5 V -40 °C <tj<125 td="" °c<=""><td></td><td></td><td>0.4</td><td>v</td></tj<125>			0.4	v
- 214	Enable input logic high	V _{IN} = 1.5 V to 5.5 V -40 °C <tj<125 td="" °c<=""><td>1</td><td></td><td></td><td>V</td></tj<125>	1			V

Table 5: LDBL20 elect	rical characteristics
-----------------------	-----------------------



Electrical characteristics

LDBL20

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
IEN	Enable pin input current	$V_{EN} = V_{IN}$			100	nA
Ton ⁽²⁾	Turn-on time			100		μs
TSHDN	Thermal shutdown			160		°C
	Hysteresis			20		
Соит	Output capacitor	Capacitance	0.47		22	μF

Notes:

 $^{(1)}\text{Not}$ applicable for Vout(nom) > 4.5 V

⁽²⁾Turn-on time is time measured between the enable input just exceeding VEN high value and the output voltage just reaching 95 % of its nominal value



6 Application information

6.1 Soft-start function

The LDBL20 has an internal soft-start circuit. By increasing the startup time up to 100 μ s, without the need of any external soft-start capacitor, this feature keeps the regulator inrush current at startup under control.

6.2 Output discharge function

The LDBL20 integrates a MOSFET connected between V_{OUT} and GND. This transistor is activated when the EN pin goes to low logic level and has the function to quickly discharge the output capacitor when the device is disabled by the user.

The device is available with or without the auto-discharge feature. See *Table 7: "Order code"*.

6.3 Input output capacitors

The LDBL20 requires external capacitors to assure the regulator control loop stability.

Any good quality ceramic capacitor can be used but, the X5R and the X7R are suggested since they guarantee a very stable combination of capacitance and ESR overtemperature.

Locating the input/output capacitors as closer as possible to the relative pins is recommended.

The LDBL20 requires an input capacitor with a minimum value of 1 μ F.

This capacitor must be located as closer as possible to the input pin of the device and returned to a clean analog ground.

The control loop of the LDBL20 is designed to work with an output ceramic capacitor.

This capacitor must meet the requirements of minimum capacitance and equivalent series resistance (ESR), as shown in *Figure 17: "Stability area vs (COUT, ESR)"*. To assure stability, the output capacitor must maintain its ESR and capacitance in the stable region, over the full operating temperature range.

The LDBL20 shows stability with a minimum effective output capacitance of 220 nF.

However, to keep stability in all operating conditions (temperature, input voltage and load variations), a minimum output capacitor of 0.47 μ F is recommended.

The suggested combination of 1 μ F input and output capacitors offers a good compromise among the stability of the regulator, optimum transient response and total PCB area occupation.



7

Typical characteristics

(C_{IN} = C_{OUT} = 1 μ F, V_{EN} to V_{IN}, T_J = 25 °C unless otherwise specified)







DocID028296 Rev 2



57







DocID028296 Rev 2











LDBL20

57

Typical characteristics







DocID028296 Rev 2

8 **Recommendation on PCB assembly**

8.1 PCB design recommendations

- PCB PAD design: non solder mask defined
- PCB pad size: see drawing in Figure 30: "STSTAMP™ (0.47x0.47) mm² recommended footprint"
- Solder mask opening: 50 µm between the edge of the pad and the edge of the solder mask
- To keep under control the solder paste amount, closed vias are recommended instead of open vias
- The position of tracks and open vias in the solder area should be well balanced. A symmetrical layout is recommended, to reduce the effect of tilt phenomena caused by asymmetrical solder paste amount due to the solder flowing away

8.2 Stencil

- Stencil aperture: see drawing in *Figure 31:* "STSTAMP™ (0.47x0.47) mm² recommended solder stencil"
- Stencil thickness: 75 µm

8.3 Solder paste

- 95.8% Sn, 3.5% Ag, 0.7% Cu solder paste
- Halide-free flux qualification ROL0 according to ANSI/J-STD-004
- "No clean" solder paste is recommended.
- Offers a high tack force to resist component movement during high speed
- Solder paste with fine particles: powder particle size is 20-45 µm.• type 4

8.4 Placement

- Manual positioning is not recommended
- It is recommended to use the lead recognition capabilities of the placement system, not the outline centering
- Standard tolerance of ± 0.05 mm is recommended
- 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages
- To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool
- For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools



8.5 Reflow profile



Figure 28: ST ECOPACK® recommended soldering reflow profile for PCB mounting



Minimize air convection currents in the reflow oven to avoid component movement. Maximum soldering profile corresponds to the latest IPC/JEDEC J-STD-020.



9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



9.1

STSTAMP[™] (0.47x0.47) mm² package information

Figure 29: STSTAMP™ (0.47x0.47) mm² package outline





57

Package information

Table 6: STSTAMP™ (0.47x0.47) mm² mechanical data

Dim.		mm			
Dini.	Min.	Тур.	Max.		
A	0.18	0.200	0.220		
b	0.060	0.065	0.070		
b1	0.109	0.114	0.119		
E	0.450	0.480	0.510		
E1	0.208	0.213	0.218		
E2	0.019	0.024	0.029		
E3	0.034	0.039	0.044		
D	0.450	0.480	0.510		
D1	0.252	0.257	0.262		
D2	0.255	0.260	0.265		
fE	0.095	0.101	0.106		
fD	0.106	0.111	0.116		

Figure 30: STSTAMP™ (0.47x0.47) mm² recommended footprint



Figure 31: STSTAMP™ (0.47x0.47) mm² recommended solder stencil





10 Ordering information

Order code	Output voltage (V)	Auto-discharge	Marking	Packing
LDBL20D-18R	1.8		А	
LDBL20D-25R	2.5	Yes	В	Tape and reel
LDBL20D-33R	3.3		С	

10.1 Marking information

Figure 32: Marking composition (marking view)





The symbol "#" indicates the marking digit, as per Table 7: "Order code".



Revision history 11

|--|

Date	Revision	Changes
10-Nov-2015	1	Initial release
02-Aug-2017	2	Updated Section 2: "Pin configuration", Table 5: "LDBL20 electrical characteristics ". Added Section 8: "Recommendation on PCB assembly". Updated Section 10: "Ordering information". Minor text changes.



LDBL20

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

