

## STF11NM50N

## N-channel 500 V, 0.40 Ω typ., 8.5 A MDmesh™ II Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub> @ T <sub>J</sub> max	R <sub>DS(on)</sub> max	ID
STF11NM50N	550 V	0.47 Ω	8.5 A

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

### **Applications**

Switching applications

### **Description**

This device is an N-channel Power MOSFET developed using the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.

**Table 1: Device summary** 

Order code	Marking	Package	Packaging
STF11NM50N	11NM50N	TO-220FP	Tube

Contents STF11NM50N

## **Contents**

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	10
5	Revisio	n history	12

STF11NM50N Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	500	V
V <sub>GS</sub>	Gate-source voltage	±25	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	8.5	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	6	Α
I <sub>DM</sub> (1)(2)	Drain current (pulsed)	34	Α
Ртот	Total dissipation at T <sub>C</sub> = 25 °C 25		W
dv/dt (3)	Peak diode recovery voltage slope	15	V/ns
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_C$ = 25 °C)		V
T <sub>stg</sub>	Storage temperature range		°C
Tj	Operating junction temperature range		

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	5	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	62.5	°C/W

**Table 4: Avalanche characteristics** 

Symbo	Parameter	Value	Unit
I <sub>AR</sub>	I <sub>AR</sub> Avalanche current, repetitive or not-repetitive (pulse width limited by T <sub>j max</sub> )		А
Eas	Single pulse avalanche energy (starting T <sub>J</sub> =25 °C, I <sub>D</sub> =I <sub>AR</sub> , V <sub>DD</sub> =50 V)	150	mJ

<sup>&</sup>lt;sup>(1)</sup>Limited by maximum junction temperature

<sup>&</sup>lt;sup>(2)</sup>Pulse width limited by safe operating area.

 $<sup>^{(3)}</sup>I_{SD} \leq 8.5~A,~di/dt \leq 400~A/\mu s,~V_{DS(peak)} \leq V_{(BR)DSS}, V_{DD} \leq 80\%~V_{(BR)DSS}$ 

Electrical characteristics STF11NM50N

### 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified)

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0 V	500			V
	Zara gata valtaga drain	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 500 V			1	
I <sub>DSS</sub> Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 500 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			100	μΑ	
Igss	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.5 A		0.40	0.47	Ω

#### Notes:

**Table 6: Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance	V 50 V ( 4 MI)	ı	547	-	pF
Coss	Output capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	ı	42	-	pF
Crss	Reverse transfer capacitance	VGS - 0 V	ı	2	-	pF
Coss eq.	Equivalent output capacitance V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 0 to 400 V		-	210	-	pF
Qg	Total gate charge	$V_{DD} = 400 \text{ V}, I_D = 8.5 \text{ A},$	-	19	-	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 10 V (see <i>Figure 14</i> :	ı	3.7	-	nC
Q <sub>gd</sub>	Gate-drain charge	"Test circuit for gate charge behavior"	- 1	10	-	nC
R <sub>G</sub>	Gate input resistance	f=1 MHz, I <sub>D</sub> =0 A	-	5.8	-	Ω

#### Notes:

**Table 7: Switching times** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 250 \text{ V}, I_D = 4.25 \text{ A},$	ı	8	-	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 13: "Test circuit for	-	10	-	ns
t <sub>d(off)</sub>	Turn-off delay time	resistive load switching times" and Figure 18: "Switching time waveform")	-	33	-	ns
t <sub>f</sub>	Fall time		1	10	-	ns

<sup>&</sup>lt;sup>(1)</sup>Defined by design, not subject to production test.

 $<sup>^{(1)}</sup>C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DS}$ 

Table 8: Source-drain diode


Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
I <sub>SD</sub> <sup>(1)</sup>	Source-drain current				8.5	Α
I <sub>SDM</sub>	Source-drain current (pulsed)		-		34	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 8.5 A, V <sub>GS</sub> = 0 V	ı		1.5	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 8.5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	-	230		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see <i>Figure 15</i> :	-	2.1		μC
I <sub>RRM</sub>	Reverse recovery current	"Test circuit for inductive load switching and diode recovery times")	-	18		Α
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 8.5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	-	275		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$	-	2.5		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	18		А

#### Notes:

<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area.

 $<sup>^{(2)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

## 2.1 Electrical characteristics (curves)










Figure 4: Output characteristics AM06430v1 ID(A) Vgs=10V 16 14 6V 12 10 8 6 5V 4 2 0 10 15 20 25 30 VDS(V) 0













Figure 10: Normalized gate threshold voltage vs temperature AM06436v1 (norm) lo=250µA 1.10 1.00 0.90 0.80 0.70 -50 -25 25 50 75 100 0 T<sub>J</sub>(°C)



Test circuits STF11NM50N

## 3 Test circuits

rest circuits




Figure 15: Test circuit for inductive load switching and diode recovery times




Figure 16: Unclamped inductive load test circuit




Figure 17: Unclamped inductive waveform





Figure 18: Switching time waveform



STF11NM50N Package information

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



# 4.1 TO-220FP package information

Figure 19: TO-220FP package outline




Table 9: TO-220FP package mechanical data

D.L.		mm	
Dim.	Min.	Тур.	Max.
A	4.4		4.6
В	2.5		2.7
D	2.5		2.75
Е	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

Revision history STF11NM50N

# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
25-Nov-2015	1	First release. Part number previously included in datasheet DocID17156.
09-Jun-2016	2	Updated I <sub>GSS</sub> unit from µA to nA in <i>Table 5: "On/off states"</i> .  Updated <i>Table 7: "Switching times"</i> modifying references in test conditions.  Document reformatted with the current standard with minor text changes to improve readability.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

