

## Galvanic isolated octal high-side smart power solid state-relay

Datasheet - target specification



## Features

Type	$V_{demag}^{(1)}$	$R_{DS(on)}^{(1)}$	$I_{OUT}^{(1)}$	$V_{cc}$
ISO8200BQ	$V_{cc}$ - 45 V	0.11 Ω	0.7 A	45 V

1. Per channel.

- Parallel input interface
- Direct and synchronous control mode
- High common mode transient immunity
- Output current: 0.7 A per channel
- Short-circuit protection
- Channel overtemperature protection
- Thermal independence of separate channels
- Common output disable pin
- Case overtemperature protection
- Loss of  $GND_{cc}$  and  $V_{cc}$  protection
- Undervoltage shutdown with auto restart and hysteresis
- Overvoltage protection ( $V_{cc}$  clamping)
- Very low supply current
- Common fault open drain output
- 5 V and 3.3 V TTL/CMOS compatible I/Os
- Fast demagnetization of inductive loads
- Reset function for IC outputs disable
- ESD protection
- IEC 61000-4-2, IEC 61000-4-4, IEC 61000-4-5 and IEC 61000-4-8 compliant

## Applications

- Programmable logic control
- Industrial PC peripheral input/output
- Numerical control machines
- Drivers for all types of loads (resistive, capacitive, inductive)

## Description

The ISO8200BQ is a galvanic isolated 8-channel driver featuring a very low supply current. It contains 2 independent galvanic isolated voltage domains ( $V_{cc}$  for the power stage and  $V_{dd}$  for the digital stage). Additional embedded functions are: loss of GND protection, undervoltage shutdown with hysteresis, and reset function for immediate power output shutdown.

IC is intended to drive any kind of load with one side connected to ground. Active channel current limitation combined with thermal shutdown, (independent for each channel), and automatic restart, protect the device against overload and short-circuit. In overload conditions, if junction temperature overtakes threshold, the channel involved is turned off and on again automatically after the IC temperature decreases below a reset threshold. If this condition causes case temperature to reach TCR limit threshold, the overloaded channel is turned off and it only restarts when case and junction temperature decrease down to the reset thresholds. Non-overloaded channels continue operating normally. An internal circuit provides an OR-wired not latched common FAULT indicator signaling the channel OVT. The FAULT pin is an open drain active low fault indication pin.

## Contents

<b>1</b>	<b>Block diagram</b>	<b>6</b>
<b>2</b>	<b>Pin connection</b>	<b>7</b>
<b>3</b>	<b>Absolute maximum ratings</b>	<b>9</b>
<b>4</b>	<b>Thermal data</b>	<b>10</b>
<b>5</b>	<b>Electrical characteristics</b>	<b>10</b>
<b>6</b>	<b>Functional description</b>	<b>16</b>
6.1	Parallel interface	16
6.1.1	Input signals (IN1 to IN8)	16
6.1.2	Load input data ( <u>LOAD</u> )	16
6.1.3	Output synchronization ( <u>SYNC</u> )	16
6.1.4	Watchdog	17
6.1.5	Output enable (OUT_EN)	17
6.2	Direct control mode (DCM)	18
6.3	Synchronous control mode (SCM)	19
6.4	Fault indication	22
6.4.1	Junction overtemperature and case overtemperature	22
<b>7</b>	<b>Power section</b>	<b>24</b>
7.1	Current limitation	24
7.2	Thermal protection	25
<b>8</b>	<b>Reverse polarity protection</b>	<b>27</b>
<b>9</b>	<b>Reverse polarity on V<sub>dd</sub></b>	<b>28</b>
<b>10</b>	<b>Demagnetization energy</b>	<b>29</b>
<b>11</b>	<b>Conventions</b>	<b>30</b>
11.1	Supply voltage and power output conventions	30

<b>12</b>	<b>Thermal information</b>	<b>30</b>
12.1	Thermal impedance	30
<b>13</b>	<b>Package information</b>	<b>31</b>
13.1	TFQFPN32 package information	32
<b>14</b>	<b>Ordering information</b>	<b>35</b>
<b>15</b>	<b>Revision history</b>	<b>36</b>

## List of tables


Table 1.	Pin description . . . . .	7
Table 2.	Absolute maximum ratings . . . . .	9
Table 3.	Thermal data. . . . .	10
Table 4.	Power section . . . . .	10
Table 5.	Digital supply voltage . . . . .	11
Table 6.	Diagnostic pin and output protection function. . . . .	11
Table 7.	Power switching characteristics ( $V_{CC} = 24$ V; $-40^\circ\text{C} < T_J < 125^\circ\text{C}$ ) . . . . .	12
Table 8.	Logic input and output . . . . .	13
Table 9.	Parallel interface timings ( $V_{dd} = 5$ V; $V_{CC} = 24$ V; $-40^\circ\text{C} < T_J < 125^\circ\text{C}$ ) . . . . .	14
Table 10.	Insulation and safety-related specifications . . . . .	15
Table 11.	IEC 60747-5-2 insulation characteristics . . . . .	15
Table 12.	Interface signal operation (general) . . . . .	16
Table 13.	Interface signal operation in direct control mode . . . . .	18
Table 14.	Interface signal operation in synchronous control mode . . . . .	20
Table 15.	TFQFPN32 package mechanical data . . . . .	34
Table 16.	Ordering information . . . . .	35
Table 17.	Document revision history . . . . .	36

## List of figures

Figure 1.	Block diagram . . . . .	6
Figure 2.	Pin connection (top through view) . . . . .	7
Figure 3.	$R_{DS(on)}$ measurement . . . . .	12
Figure 4.	$dV/dT$ . . . . .	13
Figure 5.	td(ON)-td(OFF) synchronous mode . . . . .	13
Figure 6.	td(ON)-td(OFF) direct control mode . . . . .	13
Figure 7.	Watchdog behavior . . . . .	17
Figure 8.	Output channel enable timing . . . . .	17
Figure 9.	Direct control mode IC configuration . . . . .	18
Figure 10.	Direct control mode time diagram . . . . .	19
Figure 11.	Synchronous control mode IC configuration . . . . .	20
Figure 12.	Synchronous control mode time diagram . . . . .	21
Figure 13.	Multiple device synchronous control mode . . . . .	21
Figure 14.	Thermal status update (DCM) . . . . .	22
Figure 15.	Thermal status update (SCM) . . . . .	23
Figure 16.	Current limitation with different load conditions . . . . .	24
Figure 17.	Thermal protection flowchart . . . . .	25
Figure 18.	Thermal protection . . . . .	26
Figure 19.	Reverse polarity protection . . . . .	27
Figure 20.	Reverse polarity protection on $V_{dd}$ . . . . .	28
Figure 21.	Maximum demagnetization energy vs. load current, typical values $T_{amb} = 125\text{ }^{\circ}\text{C}$ . . . . .	29
Figure 22.	Supply voltage and power output conventions . . . . .	30
Figure 23.	Simplified thermal model . . . . .	30
Figure 24.	TFQFPN32 package outline . . . . .	32
Figure 25.	TFQFPN32 package detail outline . . . . .	33

# 1 Block diagram

Figure 1. Block diagram



## 2 Pin connection

Figure 2. Pin connection (top through view)




Table 1. Pin description

Pin	Name	Description
1	GND <sub>DD</sub>	Input logic ground, negative logic supply
2	NC	Not connected
3	GND <sub>CC</sub>	Output power ground
4	OUT8	Channel 8 power output
5	OUT8	
6	OUT7	Channel 7 power output
7	OUT7	
8	OUT6	Channel 6 power output
9	OUT6	
10	OUT5	Channel 5 power output
11	OUT5	
12	OUT4	Channel 4 power output
13	OUT4	

**Table 1. Pin description (continued)**

<b>Pin</b>	<b>Name</b>	<b>Description</b>
14	OUT3	Channel 3 power output
15	OUT3	
16	OUT2	Channel 2 power output
17	OUT2	
18	OUT1	Channel 1 power output
19	OUT1	
20	VDD	Positive logic supply
21	OUT_EN	Output enable
22	SYNC	Chip select
23	LOAD	Load input data
24	IN1	Channel 1 input
25	IN2	Channel 2 input
26	IN3	Channel 3 input
27	IN4	Channel 4 input
28	IN5	Channel 5 input
29	IN6	Channel 6 input
30	IN7	Channel 7 input
31	IN8	Channel 8 input
32	FAULT	Common fault indication, active low
TAB(V <sub>CC</sub> )	V <sub>CC</sub>	Exposed tab internally connected to V <sub>CC</sub> , positive power supply voltage
TAB(GND <sub>CC</sub> )	GND <sub>CC</sub>	Exposed tab internally connected to GND <sub>CC</sub>

### 3 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
$V_{CC}$	Power supply voltage	-0.3	45	V
$V_{dd}$	Digital supply voltage	-0.3	6.5	V
$V_{IN}$	DC input pins, $I_d$ and output enable voltage	-0.3	+6.5	V
$V_{FAULT}$	Fault voltage	-0.3	+6.5	V
$I_{GNDdd}$	DC digital ground reverse current		-25	mA
$I_{OUT}$	Channel output current (continuous)		Internally limited	A
$I_{GNDcc}$	DC power ground reverse current		-250	mA
$I_R$	Reverse output current (per channel)		-5	A
$I_{IN}$	DC input pins, $I_d$ and output enable current	-10	+ 10	mA
$I_{FAULT}$	Fault current	-10	+ 10	mA
$V_{ESD}$	Electrostatic discharge with human body model ( $R = 1.5 \text{ k}\Omega$ ; $C = 100 \text{ pF}$ )		2000	V
$E_{AS}$	Single pulse avalanche energy per channel not simultaneously @ $T_{amb} = 125^\circ\text{C}$ , $I_{OUT} = 0.5 \text{ A}$		1.8	J
	Single pulse avalanche energy per channel, all channels driven simultaneously @ $T_{amb} = 125^\circ\text{C}$ , $I_{OUT} = 0.5 \text{ A}$		0.35	
$P_{TOT}$	Power dissipation at $T_c = 25^\circ\text{C}$		Internally limited <sup>(1)</sup>	W
$T_J$	Junction operating temperature		Internally limited <sup>(1)</sup>	°C
$T_{STG}$	Storage temperature		-55 to 150	°C

1. Protection functions are intended to avoid IC damage in fault conditions and are not intended for continuous operation. Continuous or repetitive operations of protection functions may reduce the IC lifetime.

## 4 Thermal data

**Table 3. Thermal data**

Symbol	Parameter	Max. value	Unit
$R_{thj\text{-case}}$	Thermal resistance, junction-case <sup>(1)</sup>	TBD	°C/W
$R_{thj\text{-amb}}$	Thermal resistance, junction-ambient <sup>(2)</sup>	15	°C/W

1. For each channel.
2. TFQFPN32 mounted on the product evaluation board (FR4, 4 layers, 8 cm<sup>2</sup> for each layer, copper thickness 35 µm).

## 5 Electrical characteristics

(10.5 V <  $V_{CC}$  < 36 V; -40 °C <  $T_J$  < 125 °C, unless otherwise specified)

**Table 4. Power section**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{CC(THON)}$	$V_{CC}$ undervoltage turn-ON threshold			9.5	10.5	V
$V_{CC(THOFF)}$	$V_{CC}$ undervoltage turn-OFF threshold		8	9		V
$V_{CC(hys)}$	$V_{CC}$ undervoltage hysteresis		0.25	0.5		V
$V_{CCclamp}$	Clamp on $V_{CC}$ pin	$I_{clamp} = 20$ mA	45	50	52	V
$R_{DS(on)}$	On-state resistance <sup>(1)</sup>	$I_{OUT} = 0.5$ A, $T_J = 25$ °C $I_{OUT} = 0.5$ A $T_J = 125$ °C		0.12	0.24	Ω
$R_{pd}$	Output pull-down resistor			210		kΩ
$I_{CC}$	Power supply current	All channels in OFF state All channels in ON state		5 9		mA mA
$I_{LGND}$	Ground disconnection output current	$V_{CC} = V_{GND} = 0$ V $V_{OUT} = -24$ V			500	µA
$V_{OUT(OFF)}$	Off-state output voltage	Channel OFF and $I_{OUT} = 0$ A			1	V
$I_{OUT(OFF)}$	Off-state output current	Channel OFF and $V_{OUT} = 0$ V			5	µA

1. See [Figure 3](#).

**Table 5. Digital supply voltage**

<b>Symbol</b>	<b>Parameter</b>	<b>Test conditions</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
$V_{dd}$	Operating voltage		2.75		5.5	V
$V_{dd(THON)}$	$V_{dd}$ undervoltage turn-ON threshold		2.55		2.75	V
$V_{dd(THOFF)}$	$V_{dd}$ undervoltage turn-OFF threshold		2.45		2.65	V
$V_{dd(hys)}$	$V_{dd}$ undervoltage hysteresis		0.04	0.1		V
$I_{dd}$	$I_{dd}$ supply current	$V_{dd} = 5$ V and input channel with a steady logic level		4.5	6	mA
		$V_{dd} = 3.3$ V and input channel with a steady logic level		4.4	5.9	mA


**Table 6. Diagnostic pin and output protection function**



<b>Symbol</b>	<b>Parameter</b>	<b>Test conditions</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
$V_{FAULT}$	FAULT pin open drain voltage output low	$I_{FAULT} = 10$ mA			0.4	V
$I_{LFAULT}$	FAULT output leakage current	$V_{FAULT} = 5$ V			1	$\mu$ A
$I_{PEAK}$	Maximum DC output current before limitation	$V_{CC} = 24$ V $R_{LOAD} = 0 \Omega$		1.4		A
$I_{LIM}$	Short-circuit current limitation		0.7	1.1	1.7	A
$H_{YST}$	$I_{LIM}$ tracking limits			0.3		A
$T_{JSD}$	Junction shutdown temperature		150	170		$^{\circ}$ C
$T_{JR}$	Junction reset temperature			150		$^{\circ}$ C
$T_{HIST}$	Junction thermal hysteresis			20		$^{\circ}$ C
$T_{CSD}$	Case shutdown temperature		115	130	145	$^{\circ}$ C
$T_{CR}$	Case reset temperature			110		$^{\circ}$ C
$T_{CHYST}$	Case thermal hysteresis			20		$^{\circ}$ C
$V_{demag}$	Output voltage at turn-OFF	$I_{OUT} = 0.5$ A $I_{LOAD} > = 1$ mH	$V_{CC-45}$	$V_{CC-50}$	$V_{CC-52}$	V

**Table 7. Power switching characteristics ( $V_{CC} = 24$  V;  $-40$  °C  $< T_J < 125$  °C)**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$dV/dt(ON)$	Turn-ON voltage slope	$I_{OUT} = 0.5$ A, resistive load 48 Ω	-	5.6	-	V/μs
$dV/dt(OFF)$	Turn-OFF voltage slope	$I_{OUT} = 0.5$ A, resistive load 48 Ω	-	2.81	-	V/μs
$t_d(ON)$	Turn-ON delay time <sup>(1)</sup>	$I_{OUT} = 0.5$ A, resistive load 48 Ω	-	17	22	μs
$t_d(OFF)$	Turn-OFF delay time <sup>(1)</sup>	$I_{OUT} = 0.5$ A, resistive load 48 Ω	-	22	40	μs
$t_f$	Fall time <sup>(1)</sup>	$I_{OUT} = 0.5$ A, resistive load 48 Ω	-	5	-	μs
$t_r$	Rise time <sup>(1)</sup>	$I_{OUT} = 0.5$ A, resistive load 48 Ω	-	5	-	μs

1. See [Figure 4](#), [Figure 5](#), and [Figure 6](#).

**Figure 3.  $R_{DS(on)}$  measurement**

**Table 8. Logic input and output**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{IL}$	Logic input, <u>LOAD</u> and <u>OUT_EN</u> low level voltage		-0.3		$0.3 \times V_{dd}$	V
$V_{IH}$	Logic input, <u>LOAD</u> and <u>OUT_EN</u> high level voltage		$0.7 \times V_{dd}$		$V_{dd} + 0.3$	V
$V_{I(HYST)}$	Logic input, <u>LOAD</u> and <u>OUT_EN</u> hysteresis voltage	$V_{dd} = 5$ V		100		mV
$I_{IN}$	Logic input, <u>LOAD</u> and <u>OUT_EN</u> current	$V_{IN} = 5$ V	10			$\mu A$
$t_{WM}$	Power side watchdog time		272	320	400	$\mu s$

**Table 9. Parallel interface timings ( $V_{dd} = 5\text{ V}$ ;  $V_{CC} = 24\text{ V}$ ;  $-40^\circ\text{C} < T_J < 125^\circ\text{C}$ )**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{dis(SYNC)}$	SYNC disable time	Sync. control mode	10			$\mu\text{s}$
$t_{dis(DCM)}$	SYNC LOAD disable time	Direct control mode	80			ns
$t_w(SYNC)$	SYNC negative pulse width	Sync. control mode	20		195	$\mu\text{s}$
$t_{su(LOAD)}$	LOAD setup time	Sync. control mode	80			ns
$t_h(LOAD)$	LOAD hold time	Sync. control mode	400			ns
$t_w(LOAD)$	LOAD pulse width	Sync. control mode	240			ns
$t_{su(IN)}$	Input setup time		80			ns
$t_h(IN)$	Input hold time		10			ns
$t_w(IN)$	Input pulse width	Sync. control mode	160			ns
		Direct control mode	20			$\mu\text{s}$
$t_{INLD}$	IN to LOAD time	Direct control mode From IN variation to LOAD falling edge	80			ns
$t_{LDIN}$	LOAD to IN time	Direct control mode From LOAD falling edge to IN variation	400			ns
$t_w(OUT_EN)$	OUT_EN pulse width		150			ns
$t_p(OUT_EN)$	OUT_EN propagation delay			22	40	$\mu\text{s}$
$t_{jitter(SCM)}$	Jitter on single channel	Sync. mode			6	$\mu\text{s}$
$t_{jitter(DCM)}$		Direct mode			20	
$f_{refresh}$	Refresh delay			15		kHz

**Table 10. Insulation and safety-related specifications**

Symbol	Parameter	Test conditions	Value	Unit
CLR	Clearance (minimum external air gap)	Measured from input terminals to output terminals, the shortest distance through air	3.3	mm
CPG	Creepage (minimum external tracking)	Measured from input terminals to output terminals, the shortest distance path analog body	3.3	mm
CTI	Comparative tracking index (tracking resistance)	DIN IEC 112/VDE 0303 part 1	TBD	
	Isolation group	Material group (DIN VDE 0110, 1/89), table 1	TBD	

**Table 11. IEC 60747-5-2 insulation characteristics**

Symbol	Parameter	Test conditions	Value	Unit
V <sub>PR</sub>	Input-to-output test voltage	Method a, type test $V_{PR} = V_{IORM} \times 1.6$ , $t_m = 10$ s partial discharge < 5 pC	1500	V <sub>PEAK</sub>
		Method b, 100% production test $V_{PR} = V_{IORM} \times 1.875$ , $t_m = 1$ s partial discharge < 5 pC	1758	V <sub>PEAK</sub>
V <sub>IOTM</sub>	Transient overvoltage	Type test $t_{ini} = 60$ s	4245	V <sub>PEAK</sub>
V <sub>IOSM</sub>	Maximum surge insulation voltage	Type test	4245	V <sub>PEAK</sub>
R <sub>IO</sub>	Insulation resistance	$V_{IO} = 500$ V at $t_s$	$>10^9$	Ω
V <sub>ISO</sub>	Insulation withstand voltage	1 min. type test	2500/3536	V <sub>rms</sub> \V <sub>PEAK</sub>
V <sub>ISO</sub> test	Insulation withstand test	1 s 100% production	3000/4245	V <sub>rms</sub> \V <sub>PEAK</sub>

## 6 Functional description

### 6.1 Parallel interface

Smart parallel interface built-in ISO8200BQ offers three interfacing signals easily managed by a microcontroller.

The LOAD signal enables the input buffer storing the value of the channel inputs.

The SYNC signal copies the input buffer value into the transmission buffer and manages the synchronization between low voltage side and the channel outputs on the isolated side.

The OUT\_EN signal enables the channel outputs.

An internal refresh signal updates the configuration of the channel outputs with a  $f_{\text{refresh}}$  frequency. This signal can be disabled forcing low the SYNC input when LOAD is high.

SYNC and LOAD pins can be in direct control mode (DCM) or synchronous control mode (SCM).

The operation of these two signals is described as follows:

**Table 12. Interface signal operation (general)**

<u>LOAD</u>	<u>SYNC</u>	OUT_EN	Device behavior
Don't care	Don't care	Low <sup>(1)</sup>	The outputs are disabled (turned off)
High	High	High	The outputs are left unchanged
Low	High	High	The input buffer is enabled The outputs are left unchanged
High	Low	High	The internal refresh signal is disabled The transmission buffer is updated The outputs are left unchanged
Low	Low	High	The device operates in direct control mode as described in the respective paragraph

1. The outputs are turned off on OUT\_EN falling edge and they are kept disabled as long as it is low.

#### 6.1.1 Input signals (IN1 to IN8)

Inputs from IN1 to IN8 are the driving signals of the corresponding OUT1 to OUT8 outputs. Data are direct loaded on related outputs if SYNC and LOAD inputs are low (DCM operation) or stored into input buffer when LOAD is low and SYNC is high.

#### 6.1.2 Load input data (LOAD)

The input is active low; it stores the data from IN1 to IN8 into the input buffer.

#### 6.1.3 Output synchronization (SYNC)

The input is active low; it enables the ISO8200BQ transmission buffer loading input buffer data and manages the transmission between the two isolated sides of the device.


### 6.1.4 Watchdog

The isolated side of the device provides a watchdog function in order to guarantee a safe condition when  $V_{dd}$  supply voltage is missing.

If the logic side does not update the output status within  $t_{WD}$ , all outputs are disabled until a new update request is received.

The refresh signal is also considered a valid update signal, so the isolated side watchdog does not protect the system from a failure of the host controller (MCU freezing).


**Figure 7. Watchdog behavior**



### 6.1.5 Output enable (OUT\_EN)

This pin provides a fast way to disable all outputs simultaneously. When the OUT\_EN pin is driven low the outputs are disabled. To enable the output stage, the OUT\_EN pin has to be raised. This timing execution is compatible with an external reset push, safety requirement, and allows, in a PLC system, the microcontroller polling to obtain all internal information during a reset procedure.

**Figure 8. Output channel enable timing**



## 6.2 Direct control mode (DCM)

When SYNC and LOAD inputs are driven by the same signal, the device operates in direct control mode (DCM).

In DCM the SYNC / LOAD signal operates as an active low input enable:

- when the signal is high, the current output configuration is kept regardless the input values
- when the signal is low, each channel input directly drives the respective output


This operation mode can also be set shorting both signals to the digital ground; in this case the channel outputs are always directly driven by the inputs except when OUT\_EN is low (outputs disabled).


**Table 13. Interface signal operation in direct control mode**

<u>SYNC / LOAD</u>	OUT_EN	Device behavior
Don't care	Low <sup>(1)</sup>	The outputs are disabled (turned off)
High	High	The outputs are left unchanged
Low	High	The channel inputs drive the outputs

1. The outputs are turned off on OUT\_EN falling edge and they are kept disabled as long as it is low.

**Figure 9. Direct control mode IC configuration**



**Figure 10. Direct control mode time diagram**

## 6.3

### Synchronous control mode (SCM)

When SYNC and LOAD inputs are independently driven, the device can operate in synchronous control mode (SCM). The SCM is used to reduce the jittering of the outputs and to drive all outputs of different devices at the same time.

In SCM the LOAD signal is forced low to update the input buffer while the SYNC signal is high. The LOAD signal is raised and the SYNC one is forced low for at least  $t_{SYNC(SCM)}$ . During this period, the internal refresh is disabled and any pending transmission between the low voltage and the isolated side is completed. When the SYNC signal is raised the channel output configuration is changed according to the one stored in the input.


If the  $t_{SYNC(SCM)}$  limit is met, the maximum jitter of the channel outputs is  $t_{jitter(SCM)}$ .



If more devices share the same SYNC signal, all device outputs change simultaneously with a maximum jitter related to maximum delay and maximum jitter for single device.

**Table 14. Interface signal operation in synchronous control mode**

LOAD	SYNC	OUT_EN	Device behavior
Don't care	Don't care	Low <sup>(1)</sup>	The outputs are disabled (turned off)
High	High	High	The outputs are left unchanged
Low	High	High	The input buffer is enabled The outputs are left unchanged
High	Low	High	The internal refresh signal is disabled The transmission buffer is updated The outputs are left unchanged
High	Rising edge	High	The outputs are updated according to the current transmission buffer value
Low	Low	High	Should be avoided (DCM operation only)

1. The outputs are turned off on OUT\_EN falling edge and they are kept disabled as long as it is low.

**Figure 11. Synchronous control mode IC configuration**

**Figure 12. Synchronous control mode time diagram****Figure 13. Multiple device synchronous control mode**

## 6.4 Fault indication

The FAULT pin is an active low open drain output indicating fault conditions. This pin is active when at least one of the following conditions occurs:

- Junction overtemperature of one or more channels ( $T_J > T_{TJSD}$ )
- Communication error


### 6.4.1 Junction overtemperature and case overtemperature


The thermal status of the device is updated during each transmission sequence between the two isolated sides.

In SCM operation, when the LOAD signal is high and the SYNC one is low, the communication is disabled. In this case the thermal status of the device cannot be updated and the FAULT indication can be different from the current status.

In any case, the thermal protection of the channel outputs is always operative.

Figure 14. Thermal status update (DCM)



**Figure 15. Thermal status update (SCM)**

## 7 Power section


### 7.1 Current limitation

The current limitation process is active when the current sense connected on the output stage measures a current value, which is higher than a fixed threshold.

When this condition is verified the gate voltage is modulated to avoid the increase of the output current over the limitation value.

*Figure 16* shows typical output current waveforms with different load conditions.

**Figure 16. Current limitation with different load conditions**



## 7.2 Thermal protection


The device is protected against overheating in case of overload conditions. During the driving period, if the output is overloaded, the device suffers two different thermal stresses, the former related to the junction, and the latter related to the case.

The two faults have different trigger thresholds: the junction protection threshold is higher than the case protection one; generally the first protection, that is active in thermal stress conditions, is the junction thermal shutdown. The output is turned off when the temperature is higher than the related threshold and turned back on when it goes below the reset threshold. This behavior continues until the fault on the output is present.


If the thermal protection is active and the temperature of the package increases over the fixed case protection threshold, the case protection is activated and the output is switched off and back on when the junction temperature of each channel in fault and case temperature is below the respective reset thresholds.

*Figure 17* shows the thermal protection behavior, while *Figure 18* reports typical temperature trends and output vs. input state.

**Figure 17. Thermal protection flowchart**



AM14995v1

**Figure 18. Thermal protection**

## 8 Reverse polarity protection

Reverse polarity protection can be implemented on board using two different solutions:

1. Placing a resistor ( $R_{GND}$ ) between IC GND pin and load GND
2. Placing a diode between IC GND pin and load GND

If option 1 is selected, the minimum resistance value has to be selected according to the following equation:

### Equation 1

$$R_{GND} \geq V_{CC}/I_{GNDcc}$$

where  $I_{GNDcc}$  is the DC reverse ground pin current and can be found in [Section 3: Absolute maximum ratings](#) of this datasheet.

Power dissipated by  $R_{GND}$  during reverse polarity situations is:

### Equation 2

$$P_D = (V_{CC})^2/R_{GND}$$


If option 2 is selected, the diode has to be chosen by taking into account  $V_{RRM} > |V_{CC}|$  and its power dissipation capability:

### Equation 3

$$P_D \geq I_S * V_F$$

*Note:* In normal conditions (no reverse polarity) due to the diode, there is a voltage drop between GND of the device and GND of the system.

Figure 19. Reverse polarity protection



This schematic can be used with any type of load.

## 9 Reverse polarity on V<sub>dd</sub>

The reverse polarity on V<sub>dd</sub> can be implemented on board by placing a diode between GND<sub>dd</sub> pin and GND digital ground.


The diode has to be chosen by taking into account VR<sub>RM</sub> > |V<sub>dd</sub>| and its power dissipation capability:

### Equation 4

$$P_D \geq I_{dd} * V_F$$


*Note:* In normal conditions (no reverse polarity), due to the diode, there is a voltage drop between GND<sub>dd</sub> of the device and digital ground of the system.

Figure 20. Reverse polarity protection on V<sub>dd</sub>



## 10 Demagnetization energy

**Figure 21. Maximum demagnetization energy vs. load current, typical values  $T_{amb}=125\text{ }^{\circ}\text{C}$**




## 11 Conventions

### 11.1 Supply voltage and power output conventions

*Figure 22* shows the convention used in this paper for voltage and current usage.


**Figure 22. Supply voltage and power output conventions**



## 12 Thermal information

### 12.1 Thermal impedance

**Figure 23. Simplified thermal model**





## 13 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).  
ECOPACK is an ST trademark.

## 13.1 TFQFPN32 package information

Figure 24. TFQFPN32 package outline



**Figure 25. TFQFPN32 package detail outline**

**Table 15. TFQFPN32 package mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	0.95	1.00	1.05
A1	0		0.05
b <sup>(1)</sup>	0.20	0.25	0.30
b <sub>1</sub> <sup>(1)</sup>	0.25	0.30	0.35
D	10.90	11.0	11.10
E <sup>(1)</sup>	8.90	9.00	9.10
D2	4.30	4.40	4.50
E2	6.70	6.80	6.90
D3	1.40	1.50	1.60
E3	3.20	3.30	3.40
D4	1.13	1.23	1.33
E4	1.00	1.10	1.20
e		0.65	
e2		0.40	
e3		1.05	
e4		3.15	
e5		4.85	
k	0	0.30	
z1		0.80	
z2		4.07	
z3		3.80	
z4		1.10	
z5		1.15	
z6		2.85	
L <sup>(1)</sup>	0.45	0.50	0.55

1. Dimensions "b" and "L" are measured on terminal plating surface.

## 14 Ordering information

**Table 16. Ordering information**

Order code	Package	Packing
ISO8200BQ	TFQFPN32	Tube
ISO8200BQTR	TFQFPN32	Tape and reel

## 15 Revision history

Table 17. Document revision history

Date	Revision	Changes
15-Dec-2014	1	Initial release.
10-Jun-2015	2	Updated <i>Description</i> . Updated <i>Table 1</i> . Updated $E_{AS}$ max. value in <i>Table 2</i> . Updated $V_{CC(THOFF)}$ and $V_{CC(hys)}$ min. value in <i>Table 4</i> . Updated <i>Table 5</i> . Updated test conditions of $I_{PEAK}$ , $I_{LIM}$ and $H_{yst}$ in <i>Table 6</i> . Changed <i>Figure 21</i> .

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved