

## Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

## **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

# DM54L72 AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear and Complementary Outputs


## **General Description**

This device contains a positive pulse triggered master-slave J-K flip-flop with complementary outputs. Multiple J and K inputs are ANDed together to produce the internal J and K function for the flip-flop. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the AND gates is transferred to the master. While the clock is high the AND gate

inputs are disabled. On the negative transition of the clock the data from the master is transferred to the slave. The logic state of the J and K inputs must not be allowed to change while the clock is in the high state. Data is transferred to the outputs on the falling edge of the clock pulse. A low logic level on the preset or clear inputs sets or resets the outputs regardless of the logic levels of the other inputs.

## **Connection Diagram**

#### **Dual-In-Line Package**



Order Number DM54L72J or DM54L72W See NS Package Number J14A or W14B

### **Function Table**

		Outputs					
	PR	CLR	CLK	J K (Note 1) (Note 1)		Œ	Q
	L	Н	X	Х	Х	Н	L
	Н	L	×	х	Х	L	Н
1	L	L	Х	Х	Х	H*	H*
١	Н	Н	_T_	L	L	Qo	$\overline{Q}_{o}$
1	Н	Н	7.	Н	L	Н	L
1	Н	н	л∟	L	Н	L	Н
	Н	Н		Н	H	Toggle	

Note 1: J = (J1)(J2)(J3), K = (K1)(K2)(K3)

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

 $_{\rm L}$  = Positive pulse. The J and K inputs must be held constant while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse.

 $\mathbf{Q}_{\mathbf{0}}=\mathbf{T}$ he output logic level before the indicated input conditions were established.

\* = This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (high) level.

Toggle = Each output changes to the complement of its previous level on each complete high level clock pulse.

## **Absolute Maximum Ratings (Note)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 8V 5.5V Input Voltage Operating Free Air Temperature Range

DM54L -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guarateed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not quaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter	DM54L72			Units	
Зуппрог	Parallieter	Min	Nom	Max	Oints	
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	٧
V <sub>IH</sub>	High Level Input Voltage		2			٧
V <sub>IL</sub>	Low Level Input Voltage	Clock			0.6	v
		Others			0.7	<u> </u>
Юн	High Level Output Current				-0.2	mA
loL	Low Level Output Current				2	mA
fCLK	Clock Frequency (Note 2)		0		6	MHz
t <sub>W</sub>	Pulse Width (Note 2)	Clock High	100			
		Clock Low	100			ns
		Preset Low	100			5
		Clear Low	100			
tsu	Input Setup Time (Notes 1 &	2)	0↑			ns
t <sub>H</sub>	Input Hold Time (Notes 1 & 2	)	01			ns
TA	Free Air Operating Temperate	ure	-55		125	÷

Note 1: The symbols (↑, ↓) indicate the edge of the clock pulse used for reference: ↑ for rising edge, ↓ for falling edge.

Note 2:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.3		٧
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$			0.15	0.3	٧
l <sub>l</sub>	Input Current @ Max Input Voltage	$V_{CC} = Max$ $V_{I} = 5.5V$	J, K			100	μΑ
			Clear			200	
			Preset			200	
			Clock			200	
Ін	High Level Input Current	$V_{CC} = Max$ $V_{I} = 2.4V$	J, K			10	μΑ
			Clear			20	
			Preset			20	
			Clock			-200	
hL	Low Level Input Current	V <sub>CC</sub> = Max V <sub>1</sub> = 0.3V	J, K			-0.18	mA.
			Clear			-0.36	
			Preset			-0.36	
			Clock			-0.36	
los	Short Circuit Output Current	V <sub>CC</sub> = Max		-3		-15	mA
Icc	Supply Current	V <sub>CC</sub> = Max (Note 2)			0.76	1.44	mA

Note 1: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

Note 2: With all outputs open, I<sub>CC</sub> is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement the clock input is grounded.

## Switching Characteristics at V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C (See Section 1 for Test Waveforms and Output Load)

0		From (Input)	$R_L = 4 k\Omega$ ,			
Symbol	Parameter	To (Output)	Min	Max	Units	
f <sub>MAX</sub>	Maximum Clock Frequency		6		MHz	
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Preset to Q		75	ns	
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Preset to Q		150	ns	
t <sub>PLH</sub>	Propagation Delay Level Output Low to High Level Output	Clear to Q		75	ns	
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clear to Q		150	ns	
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Q or Q	10	75	ns	
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Q or Q	10	150	ns	