

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)

• Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



1.0 Functional Description

The CYWUSB6932/CYWUSB6934 Integrated Circuits (ICs) are highly integrated 2.4-GHz Direct Sequence Spread Spectrum (DSSS) Radio System-on-Chip (SoC) ICs. From the Serial Peripheral Interface (SPI) to the antenna, these ICs are single-chip 2.4-GHz DSSS Gaussian Frequency Shift Keying (GFSK) baseband modems that connect directly to a USB controller or a standard microcontroller as shown in *Figure 3-1*.

The CYWUSB6932 is a transmit-only IC and is available in a cost saving 28-pin SOIC package. The CYWUSB6934 is a transceiver IC and is offered in both a 28-pin SOIC package and a small footprint 48-pin QFN package.

2.0 Features

- 2.4-GHz radio transceiver
- Operates in the unlicensed Industrial, Scientific, and Medical (ISM) band (2.4-GHz–2.483GHz)
- -90dBm receive sensitivity
- Up to 0dBm output power
- Range of up to 10 meters or more
- Data throughput of up to 62.5kbits/sec
- Highly integrated low cost, minimal number of external components required
- Dual DSSS reconfigurable baseband correlators
- SPI microcontroller interface (up to 2-MHz data rate)
- 13 MHz \pm 50-ppm input clock operation
- Low standby current ~ 1 μ A
- Integrated 32 bit Manufacturing ID
- Operating voltage from 2.7V to 3.6V
- Operating voltage from 2.7V to 3.8V
 Operating temperature from 0° to 70°C
- Operating temperature from 0 to 70 C
 Offered in a small footprint 48 Quad Flat Pack No Leads
- (QFN) or cost saving 28-lead exposed paddle SOIC

3.0 Applications

- PC Human Interface Devices (HID)
 - Mice
 - Keyboards
 - · Joysticks
- Peripheral Gaming Devices
 - Game Controllers
 - · Console Keyboards
- General
 - Presenter Tools
 - Remote Controls
 - Consumer Electronics
 - Barcode Scanners
 - POS Peripherals
 - · Toys




Figure 3-1. CYWUSB6932/CYWUSB6934 Simplified Block Diagram



3.1 Applications Support

The CYWUSB6932/CYWUSB6934 ICs are supported by the CY3632 WirelessUSB Development Kit. The development kit provides all of the materials and documents needed to cut the cord on wired applications including two radio modules that connect directly to two prototyping platform boards, comprehensive WirelessUSB protocol code examples a WirelessUSB Listener tool and all of the associated schematics, gerber files and bill of materials.

The CY4632 WirelessUSB LS Keyboard Mouse Reference Design provides a production-worthy example of a wireless mouse and keyboard system.

The CY3633 WirelessUSB LS Gaming Development Kit provides support for designing a wireless gamepad for the major gaming consoles and is offered as an accessory to the CY3632 WirelessUSB.

4.0 Functional Overview

The CYWUSB6932/CYWUSB6934 ICs provide a complete WirelessUSB LS SPI to antenna radio modem. The SoC is designed to implement wireless devices operating in the worldwide 2.4-GHz Industrial, Scientific, and Medical (ISM) frequency band (2.400GHz - 2.4835GHz). It is intended for systems compliant with world-wide regulations covered by ETSI EN 301 489-1 V1.4.1, ETSI EN 300 328-1 V1.3.1 (European Countries); FCC CFR 47 Part 15 (USA and Industry Canada) and ARIB STD-T66 (Japan).

The CYWUSB6934 IC contains a 2.4-GHz radio transceiver, a GFSK modem and a dual DSSS reconfigurable baseband. The CYWUSB6932 IC contains a 2.4-GHz radio transmit-only, a GFSK modem and a DSSS baseband. The radio and baseband are both code- and frequency-agile. Forty-nine spreading codes selected for optimal performance (Gold codes) are supported across 78 1-MHz channels yielding a theoretical spectral capacity of 3822 channels. Both ICs support a range of up to 10 meters or more.

4.1 2.4-GHz Radio

The receiver and transmitter are a single-conversion low-Intermediate Frequency (low-IF) architecture with fully integrated IF channel matched filters to achieve high performance in the presence of interference. An integrated Power Amplifier (PA) provides an output power control range of 30 dB in seven steps.

Both the receiver and transmitter integrated Voltage Controlled Oscillator (VCO) and synthesizer have the agility to cover the complete 2.4-GHz GFSK radio transmitter ISM band. The VCO loop filter is also integrated on-chip.

4.2 GFSK Modem

The transmitter uses a DSP-based vector modulator to convert the 1-MHz chips to an accurate GFSK carrier.

The receiver uses a fully integrated Frequency Modulator (FM) detector with automatic data slicer to demodulate the GFSK signal.

4.3 Dual DSSS Baseband

Data is converted to DSSS chips by a digital spreader. De-spreading is performed by an oversampled correlator. The DSSS baseband cancels spurious noise and assembles properly correlated data bytes.

The DSSS baseband has four operating modes: 64 chips/bit Single Channel, 32 chips/bit Dual Channel, 32 chips/bit Single Channel 2x Oversampled, and 32 chips/bit Single Channel Dual Data Rate (DDR).

4.3.1 64 chips/bit Single Channel

The baseband supports a single data stream operating at 15.625 kbits/sec. The advantage of selecting this mode is its ability to tolerate a noisy environment. This is because the 15.625 kbits/sec data stream utilizes the longest PN Code resulting in the highest probability for recovering packets over the air. This mode can also be selected for systems requiring data transmissions over longer ranges.

4.3.2 32 chips/bit Dual Channel

The baseband supports two non-simultaneous data streams each operating at 31.25 kbits/sec.

4.3.3 32 chips/bit Single Channel 2x Oversampled

The baseband supports a single data stream operating at 31.25 kbits/sec that is sampled twice as much as the other modes. The advantage of selecting this mode is its ability to tolerate a noisy environment.

4.3.4 32 chips/bit Single Channel Dual Data Rate (DDR)

The baseband spreads bits in pairs and supports a single data stream operating at 62.5 kbits/sec.



4.4 Serializer/Deserializer (SERDES)

Both ICs provide a data Serializer/Deserializer (SERDES), which provides byte-level framing of transmit and receive data. Bytes for transmission are loaded into the SERDES and receive bytes are read from the SERDES via the SPI interface. The SERDES provides double buffering of transmit and receive data. While one byte is being transmitted by the radio the next byte can be written to the SERDES data register insuring there are no breaks in transmitted data.

After a receive byte has been received it is loaded into the SERDES data register and can be read at any time until the next byte is received, at which time the old contents of the SERDES data register will be overwritten.

4.5 Application Interfaces

Both ICs have a fully synchronous SPI slave interface for connectivity to the application MCU. Configuration and byte-oriented data transfer can be performed over this interface. An interrupt is provided to trigger real time events.

An optional SERDES Bypass mode (DIO) is provided for applications that require a synchronous serial bit-oriented data path. This interface is for data only.

4.6 Clocking and Power Management

A 13 MHz crystal (\pm 50ppm or better) is directly connected to X13IN and X13 without the need for external capacitors. Both ICs have a programmable trim capability for adjusting the on-chip load capacitance supplied to the crystal. The Radio Frequency (RF) circuitry has on-chip decoupling capacitors. Both devices are powered from a 2.7V to 3.6V DC supply. Both devices can be shutdown to a fully static state using the PD pin.

Below are the requirements for the crystal to be directly connected to X13IN and X13:

- Nominal Frequency: 13 MHz
- · Operating Mode: Fundamental Mode
- · Resonance Mode: Parallel Resonant
- Frequency Stability: \pm 50 ppm
- Series Resistance: ≤ 100 ohms
- · Load Capacitance: 10 pF
- Drive Level: 10uW-100 uW

4.7 Receive Signal Strength Indicator (RSSI)

The RSSI register (Reg 0x22) returns the relative signal strength of the ON-channel signal power and can be used to: 1) determine the connection quality, 2) determine the value of the noise floor, and 3) check for a quiet channel before transmitting.

The internal RSSI voltage is sampled through a 5-bit analog-to-digital converter (ADC). A state machine controls the conversion process. Under normal conditions, the RSSI state machine initiates a conversion when an ON-channel carrier is detected and remains above the noise floor for over 50uS. The conversion produces a 5-bit value in the RSSI register (Reg 0x22, bits 4:0) along with a valid bit, RSSI register (Reg 0x22, bit 5). The state machine then remains in HALT mode and does not reset for a new conversion until the receive mode is toggled off and on. Once a connection has been established, the RSSI register can be read to determine the relative connection quality of the channel. A RSSI register value lower than 10 indicates that the received signal strength is low, a value greater than 28 indicates a strong signal level.

To check for a quiet channel before transmitting, first set up receive mode properly and read the RSSI register (Reg 0x22). If the valid bit is zero, then force the Carrier Detect register (Reg 0x2F, bit 7=1) to initiate an ADC conversion. Then, wait greater than 50uS and read the RSSI register again. Next, clear the Carrier Detect Register (Reg 0x2F, bit 7=0) and turn the receiver OFF. Measuring the noise floor of a quiet channel is inherently a 'noisy' process so, for best results, this procedure should be repeated several times (~20) to compute an average noise floor level. A RSSI register value of 0-10 indicates a channel that is relatively quiet. A RSSI register value greater than 10 indicates the channel is probably being used. A RSSI register value greater than 28 indicates the presence of a strong signal.



5.0 Application Interfaces

5.1 SPI Interface

The CYWUSB6932/CYWUSB6934 ICs have a four-wire SPI communication interface between an application MCU and one or more slave devices. The SPI interface supports single-byte and multi-byte serial transfers. The four-wire SPI communications interface consists of Master Out-Slave In (MOSI), Master In-Slave Out (MISO), Serial Clock (SCK), and Slave Select (SS).

The SPI receives SCK from an application MCU on the SCK pin. Data from the application MCU is shifted in on the MOSI pin. Data to the application MCU is shifted out on the MISO pin. The active-low Slave Select (SS) pin must be asserted to initiate a SPI transfer.

The application MCU can initiate a SPI data transfer via a multi-byte transaction. The first <u>byte</u> is the Command/Address byte, and the following bytes are the data bytes as shown in *Figure 5-1* through *Figure 5-4*. The SS signal should not be deasserted between bytes. The SPI communications is as follows:

- Command Direction (bit 7) = "0" Enables SPI read transaction. A "1" enables SPI write transactions.
- Command Increment (bit 6) = "1" Enables SPI auto address increment. When set, the address field automatically increments at the end of each data byte in a burst access, otherwise the same address is accessed.
- Six bits of address.
- · Eight bits of data.

The SPI communications interface has a burst mechanism, where the command byte can be followed by as many data bytes as desired. A burst transaction is terminated by deasserting the slave select (SS = 1).

The SPI communications interface single read and burst read sequences are shown in Figure 5-2 and Figure 5-3, respectively.

The SPI communications interface single write and burst write sequences are shown in Figure 5-4 and Figure 5-5, respectively.

			Byte 1	Byte 1+N
Bit #	7	6	[5:0]	[7:0]
Bit Name	DIR	INC	Address	Data

Figure 5-1. SPI Transaction Format



Figure 5-2. SPI Single Read Sequence




Figure 5-3. SPI Burst Read Sequence







Figure 5-4. SPI Single Write Sequence





5.2 DIO Interface

The DIO communications interface is an optional SERDES bypass data-only transfer interface. In receive mode, DIO and DIOVAL are valid after the falling edge of IRQ, which clocks the data as shown in *Figure 5-6*. In transmit mode, DIO and DIOVAL are sampled on the falling edge of the IRQ, which clocks the data as shown in *Figure 5-7*. The application MCU samples the DIO and DIOVAL on the rising edge of IRQ.




Figure 5-7. DIO Transmit Sequence



5.3 Interrupts

The CYWUSB6932/CYWUSB6934 ICs feature three sets of interrupts: transmit, received (CYWUSB6932 only), and a wake interrupt. These interrupts all share a single pin (IRQ), but can be independently enabled/disabled. In transmit mode, all receive interrupts are automatically disabled, and in transmit mode all receive interrupts are automatically disabled. However, the contents of the enable registers are preserved when switching between transmit and receive modes.

Interrupts are enabled and the status read through 6 registers: Receive Interrupt Enable (Reg 0x07), Receive Interrupt Status (Reg 0x08), Transmit Interrupt Enable (Reg 0x0D), Transmit Interrupt Status (Reg 0x0E), Wake Enable (Reg 0x1C), Wake Status (Reg 0x1D).

If more than 1 interrupt is enabled at any time, it is necessary to read the relevant interrupt status register to determine which event caused the IRQ pin to assert. Even when a given interrupt source is disabled, the status of the condition that would otherwise cause an interrupt can be determined by reading the appropriate interrupt status register. It is therefore possible to use the devices without making use of the IRQ pin at all. Firmware can poll the interrupt status register(s) to wait for an event, rather than using the IRQ pin.

The polarity of all interrupts can be set by writing to the Configuration register (Reg 0x05), and it is possible to configure the IRQ pin to be open drain (if active low) or open source (if active high).

5.3.1 Wake Interrupt

When the PD pin is low, the oscillator is stopped. After PD is deasserted, the oscillator takes time to start, and until it has done so, it is not safe to use the SPI interface. The wake interrupt indicates that the oscillator has started, and that the device is ready to receive SPI transfers.

The wake interrupt is enabled by setting bit 0 of the Wake Enable register (Reg 0x1C, bit 0=1). Whether or not a wake interrupt is pending is indicated by the state of bit 0 of the Wake Status register (Reg 0x1D, bit 0). Reading the Wake Status register (Reg 0x1D) clears the interrupt.

5.3.2 Transmit Interrupts

Four interrupts are provided to flag the occurrence of transmit events. The interrupts are enabled by writing to the Transmit Interrupt Enable register (Reg 0x0D), and their status may be determined by reading the Transmit Interrupt Status register (Reg 0x0E). If more than 1 interrupt is enabled, it is necessary to read the Transmit Interrupt Status register (Reg 0x0E) to determine which event caused the IRQ pin to assert.

The function and operation of these interrupts are described in detail in Section 7.0.

5.3.3 Receive Interrupts

Eight interrupts are provided to flag the occurrence of receive events, four each for SERDES A and B. In 64 chips/bit and 32 chips/bit DDR modes, only the SERDES A interrupts are available, and the SERDES B interrupts will never trigger, even if enabled. The interrupts are enabled by writing to the Receive Interrupt Enable register (Reg 0x07), and their status may be determined by reading the Receive Interrupt Status register (Reg 0x08). If more than one interrupt is enabled, it is necessary to read the Receive Interrupt Status register (Reg 0x08) to determine which event caused the IRQ pin to assert.

The function and operation of these interrupts are described in detail in Section 7.0.



6.0 Application Examples





Figure 6-1. CYWUSB6932 Transmit-Only Battery-Powered Device







Register Descriptions 7.0

Table 7-1 displays the list of registers inside the CYWUSB6932/CYWUSB6934 ICs that are addressable through the SPI interface. All registers are read and writable, except where noted.

Register Name	Mnemonic	CYWUSB6934 Address	Page	Default	Access
Revision ID	REG_ID	0x00	9	0x07	RO
Synthesizer A Counter	REG_SYN_A_CNT	0x01	9	0x00	RW
Synthesizer N Counter	REG_SYN_N_CNT	0x02	9	0x00	RW
Control	REG_CONTROL	0x03	10	0x00	RW
Data Rate	REG_DATA_RATE	0x04	11	0x00	RW
Configuration	REG_CONFIG	0x05	12	0x01	RW
SERDES Control	REG_SERDES_CTL	0x06	12	0x03	RW
Receive Interrupt Enable	REG_RX_INT_EN	0x07 ^[1]	13	0x00	RW
Receive Interrupt Status	REG_RX_INT_STAT	0x08 ^[1]	14	0x00	RO
Receive Data A	REG_RX_DATA_A	0x09 ^[1]	15	0x00	RO
Receive Valid A	REG_RX_VALID_A	0x0A ^[1]	15	0x00	RO
Receive Data B	REG_RX_DATA_B	0x0B ^[1]	15	0x00	RO
Receive Valid B	REG_RX_VALID_B	0x0C ^[1]	15	0x00	RO
Transmit Interrupt Enable	REG_TX_INT_EN	0x0D	16	0x00	RW
Transmit Interrupt Status	REG_TX_INT_STAT	0x0E	16	0x00	RO
Transmit Data	REG_TX_DATA	0x0F	17	0x00	RW
Transmit Valid	REG_TX_VALID	0x10	17	0x00	RW
PN Code	REG_PN_CODE	0x11–0x18	17	0x1E8B6A3DE0E9B222	RW
Threshold Low	REG_THRESHOLD_L	0x19 ^[1]	18	0x08	RW
Threshold High	REG_THRESHOLD_H	0x1A ^[1]	18	0x38	RW
Wake Enable	REG_WAKE_EN	0x1C	19	0x00	RW
Wake Status	REG_WAKE_STAT	0x1D	19	0x01	RO
Analog Control	REG_ANALOG_CTL	0x20	19	0x04	RW
Channel	REG_CHANNEL	0x21	20	0x00	RW
Receive Signal Strength Indicator	REG_RSSI	0x22 ^[1]	20	0x00	RO
Power Control	REG_PA	0x23	20	0x00	RW
Crystal Adjust	REG_CRYSTAL_ADJ	0x24	21	0x00	RW
VCO Calibration	REG_VCO_CAL	0x26	21	0x00	RW
AGC Control	REG_AGC_CTL	0x2E	22	0x00	RW
Carrier Detect	REG_CARRIER_DETECT	0x2F	22	0x00	RW
Clock Manual	REG_CLOCK_MANUAL	0x32	22	0x00	RW
Clock Enable	REG_CLOCK_ENABLE	0x33	22	0x00	RW
Synthesizer Lock Count	REG_SYN_LOCK_CNT	0x38	23	0x64	RW
Manufacturing ID	REG_MID	0x3C-0x3F	23	_	RO

Notes:

Register not applicable to CYWUSB6932.
 All registers are accessed Little Endian.



Addr: 0x00			REG_ID				Default: 0x07		
7	6	5	4	3	2	1	0		
	Silico	on ID			Produ	uct ID			

Figure 7-1. Revision ID Register

Description Bit Name

7:4 Silicon ID These are the Silicon ID revision bits. 0000 = Rev A, 0001 = Rev B, etc. These bits are read-only.

3:0 Product ID These are the Product ID revision bits. Fixed at value 0111. These bits are read-only.

Addr: 0x01			REG_SY	N_A_CNT	Default: 0x00		
7	6	5	4 3		2	1	0
	Reserved				Count		

Figure 7-2. Synthesizer A Counter

Bit	Name	Description
7:5	Reserved	These bits are reserved and should be written with zeros.
4:0	Count	The Synthesizer A Counter register is used for diagnostic purposes and is not recommended for normal operation. The Channel register is the recommended method of setting the Synthesizer frequency.
		The Synthesizer A Count along with the Synthesizer N Count can be used to generate the Synthesizer frequency. The range of valid values of the Synthesizer A Count is 0 through 31. Using the Synthesizer A and N Count register is an alternative to using the Channel register. Selection between the use of the Channel register or the A and N registers

is done through the Channel register (Reg 0x21, bit 7). When in Channel mode the A and N Count bits can be used to read the A and N values derived directly from the Channel.

Addr	: 0x02		REG_SYN_N_CNT				Default: 0x00		
7	6	5	5 4 3 2				0		
Reserved				Count					

Figure 7-3. Synthesizer N Counter

Bit Description Name

6:0

7 This bit is reserved and should be written with zero. Reserved

The Synthesizer N Counter register is used for diagnostic purposes and therefore is not recommended for normal operation. The Channel register is the recommended method of setting the Synthesizer frequency. Count

The Synthesizer N Count along with the Synthesizer A Count can be used to generate the Synthesizer frequency. The range of valid values of the Synthesizer N Count is 74 through 76. Using the Synthesizer A and N Count register is an alternative to using the Channel register. Selection between the use of the Channel register or the A and N registers is done through the Channel register (Reg 0x21, bit 7). When in Channel mode the A and N Count bits can be used to read the A and N values derived directly from the Channel.



Addr: 0x03				REG_CO	NTROL		Default: 0x00		
7		6	6 5 4 3 2 1						
		TX Enable	PN Code Select	Auto Syn Count Select	Auto PA Disable	PA Enable	Auto Syn Disable	Syn Enab	
	•			Figure 7-4	Control				
Bit	Name	Descr	intion						
7	RX Enal		•	is used to place the	IC in receive mo	ode.			
		1 = 1	Receive Enabled Receive Disabled						
6	TX Enat	1 = 1	ansmit Enable bit Transmit Enabled Transmit Disabled	is used to place the	IC in transmit m	node.			
5	PN Code	1 = 3 0 = 3	32 Most Significan 32 Least Significa	e Select bit selects b It Bits of PN code ar Int Bits of PN code a en the Code Width b	e used re used		·		
4	of 2us, or t 1 = Synt 0 = Synt It is recom		o options are a pro , or by the auto de Synthesizer settle Synthesizer settle	ount Select bit is user ogrammable settle ti tection of the synthe- time is based on a c time is based on the he Auto Syn Count s	me based on the esizer lock. count in Syn Loc e internal synthe	e value in Syn Lock ok Count register (F sizer lock signal	Count register (R Reg 0x38)	leg 0x38), in u	
3	Auto PA Disable	option 1 = 1 0 = 7 When	s are automatic co Register controlled Auto PA Enable. this bit is set to 1 t	er Disable bit is used ontrol by the baseba d PA Enable. the state of PA enab bit is set to 0 leaving	nd or by firmwar le is directly cor	e through register htrolled by bit PA E	writes.	•	
2	PA Ena	1 = 0 =	Power Amplifier E Power Amplifier D	Enable bit is used to enable or disable the Power Amplifier. wer Amplifier Enabled wer Amplifier Disabled nly applies when the Auto PA Disable bit is selected (Reg 0x03, bit 3			:1), otherwise this	bit is don't ca	
1	Disable are							·	
	tł		is set to 0 the sta	he state of the Synth te of the Synthesize bit is set to 0 leaving	r is controlled by	/ the Auto Syn Cou	int Select bit (Rec	x03, bit 0). Wi y 0x03, bit 4).	
0	1		Synthesizer Enabl Synthesizer Disab	led					
		This bi	it only applies whe	en Auto Syn Disable	hit is solocted (I	$D_{0} = 0 \times 02$ bit $1 = 1$	athonying this hi	the stand to a second	



Addr:	0x04		REG_DA	TA_RATE		Defau	lt: 0x00
7	6	5	4	3	2	1	0
		Reserved			Code Width	Data Rate	Sample Rate
			Figure 7-5	Data Rate			
Bit Name	Descript	ion					
7:3 Reser	ved These bit	ts are reserved an	d should be writter	n with zeros.			
2 ^[3] Code	1 = 32	e Width bit is used chips/bit PN code chips/bit PN code		32 chips/bit and 6	64 chips/bit PN coo	des.	
	ference. data rate robustne and need	By choosing a 32 is set). A 64 chips ss to interference.	ed impacts a numb chips/bit PN-code, s/bit PN code offers By selecting to us These are PN Co	the data throughp s improved range e a 32 chips/bit Pi	out can be doubled over its 32 chips/b N code a number o	or even quadrup it counterpart as v of other register bi	led (when doubl well as more its are impacted
1 ^[3] Data F	62.5kbits 1 = Do	/sec.	ne user to select Do 2 bits per PN code 1 bit per PN code		•	which delivers a ra	aw data rate of
	0x04, bit PN code register. capability	This bit is applicable only when using 32 chips/bit PN codes which can be selected by setting the Code W 0x04, bit 2=1). When using Double Data Rate, the raw data throughput is 62.5 kbits/sec because every PN code is interpreted as 2 bits of data. When using this mode a single 64 chips/bit PN code is placed in register. This 64 chips/bit PN code is then split into two and used by the baseband to offer the Double D capability. When using Normal Data Rate, the raw data throughput is 32kbits/sec. Additionally, Normal I enables the user to potentially correlate data using two differing 32 chips/bit PN codes.					
0 ^[3] Sampl	1 = 12: 0 = 6x	 Rate The Sample Rate bit allows the use of the 12x sampling when using 32 chips/bit PN codes and Normal Dat 1 = 12x Oversampling 0 = 6x Oversampling 					
	Rate this to receive	bit is don't care. We from two differen	proves the correlate /hen in the Normal t PN codes. Theref used and there is r	Data Rate setting ore the only time v	and choosing 12x when 12x oversam	oversampling, elir	ninates the abili cted is when a 3

Note:

3. The following Reg 0x04, bits 2:0 values are not valid:
001 - Not Valid
010 - Not Valid
011 - Not Valid



Addr: 0x05			REG_C		Default	:: 0x01		
7	6	;	5	4	3	2	1	0
	Rese	rved		Receive Invert	Transmit Invert	Reserved	IRQ Pin	Select
				Figure 7-6. C	Configuration			
Bit	Name	Descri	ption					
7:5	Reserved	These	bits are reserved	and should be writ	ten with zeros.			
4 Receive Invert		1 = lı	The Receive Invert bit is used to invert the received data. 1 = Inverted over-the-air Receive data 0 = Non-inverted over-the-air Receive data					
3	Transmit Invert	1 = lı	nverted Transmit	smit Invert bit is used to invert the data that is to be transmitted. erted Transmit Data. ı-inverted Transmit Data.				
2	Reserved	This bit	This bit is reserved and should be written with zero.					
1:0 IRQ Pin Select		11 = 10 = 01 =	Open Drain (asse Open Source (as CMOS (asserted	n Select bits are u erted = 0, deassert serted = 1, deasse = 1, deasserted = asserted = 0, deas	ed = Hi-Z) erted = Hi-Z) 0)	ne drive method of	the IRQ pin.	

Addr	0x06		REG_SER		Default: 0x03		
7	6	5	4	3	2	1	0
Reserved				SERDES Enable		EOF Length	

Figure 7-7. SERDES Control

Bit	Name	Description
7:4	Reserved	These bits are reserved and should be written with zeros.
3	SERDES Enable	The SERDES Enable bit is used to switch between bit-serial mode and SERDES mode. 1 = SERDES enabled. 0 = SERDES disabled, bit-serial mode enabled. When the SERDES is enabled data can be written to and read from the IC one byte at a time, through the use of the SERDES Data registers. The bit-serial mode requires bits to be written one bit at a time through the use of the DIO/DIOVAL pins, refer to section 3.2. It is recommended that SERDES mode be used to avoid the need to manage the timing required by the bit-serial mode.
2:0	EOF Length	The End of Frame Length bits are used to set the number of sequential bit times for an inter-frame gap without valid data before an EOF event will be generated. When in receive mode and a valid bit has been received the EOF event can then be identified by the number of bit times that expire without correlating any new data. The EOF event causes data to be moved to the proper SERDES Data Register and can also be used to generate interrupts. If 0 is the EOF length, an EOF condition will occur at the first invalid bit after a valid reception.



	Addr: 0x07 REG_RX_INT_EN Default: 0x00										
7			6	5	4	3	2	1	0		
Jnderfl	ow B	Over	flow B	EOF B	Full B	Underflow A	Overflow A	EOF A	Full A		
				Fig	gure 7-8. Receiv	ve Interrupt Ena	ble				
Bit	Name		Descrip	otion							
7	Under	flow B	Data B r 1 = U 0 = U	register (Reg 0x0 nderflow B interru nderflow B interru	B) ipt enabled for Rei ipt disabled for Re	errupt associated v ceive SERDES Da ceive SERDES Da oting to read the Re	ta B ata B				
6	Overfl	ow B	Data B r 1 = O 0 = O An over	register (Reg 0x0 verflow B interrup verflow B interrup	B) It enabled for Reco It disabled for Recours when new recours	errupt associated v eive SERDES Data eive SERDES Dat ceived data is writte	a B a B				
5	EOF E	3	1 = E0 0 = E0 The EO been de the EOF	OF B interrupt en OF B interrupt dis F IRQ asserts dur tected, and then	abled for Channel abled for Channel ring an End of Fra the number of inva condition will occ		of Frame conditio e exceeds the nur	ns occur after at le nber in the EOF le	east one bit has ength field. If 0 is		
4	Full B		data pla 1 = Fu 0 = Fu A Full B register	ced in it. all B interrupt ena all B interrupt disa condition occurs	bled for Receive S bled for Receive S when data is trans could occur when	associated with the SERDES Data B SERDES Data B sferred from the Cl a complete byte i	nannel B Receiver	into the Receive	SERDES Data I		
3	Under	flow A	Data A r 1 = U 0 = U	register (Reg 0x09 nderflow A interru nderflow A interru	9) ipt enabled for Rei ipt disabled for Re	errupt associated v ceive SERDES Da ceive SERDES Da oting to read the Re	ta A ata A				
2	Overflo	ow A	The Ove Data A r 1 = O 0 = O An over	register (0x09) verflow A interrup verflow A interrup	t enabled for Reco t disabled for Rec urs when new reco	errupt associated v eive SERDES Data eive SERDES Dat eive data is written	a A a A				
1	EOF A	A	A Recei 1 = E 0 = E The EO been de EOF len	ver. OF A interrupt en OF A interrupt dis F IRQ asserts du tected, and then t	abled for Channel abled for Channel ring an End of Fra the number of inva dition will occur at		of Frame conditio	ns occur after at le er in the EOF leng	east one bit has th field. If 0 is th		
0	Full A		data wri 1 = Fu 0 = Fu A Full A register	tten into it. ull A interrupt ena ull A interrupt disa condition occurs	bled for Receive S bled for Receive S when data is trans could occur when	t associated with t SERDES Data A SERDES Data A sferred from the Cl a complete byte is	nannel A Receiver	into the Receive	SERDES Data		




	Addr: 0	(08	1	REG_RX_	INT_STAT	Default: 0x00								
7		6	5	4	3	2	1	0						
Valid	B Fl	ow Violation B	EOF B	Full B	Valid A	Flow Violation A	EOF A	Full A						
			Fig	ure 7-9. Receive	e Interrupt Stat	us ^[4]								
Bit	Name	Descr	ription											
7	Valid B	1 = 0 = When	All bits are valid f Not all bits are va data is written inf	when all the bits in t for Receive SERDE alid for Receive SE to the Receive SEF ten are valid. This t	ES Data B. RDES Data B. RDES Data B regis	ster (Reg 0x0B) thi	,							
6	Flow Vio	SERD 1 = 0	ES Data B regist	t is used to signal w er (Reg 0x0B). w interrupt pending rflow interrupt pend	for Receive SER	DES Data B.	dition has occurre	ed for the Rec						
		Overfl before	ow conditions oco the prior data ha er (Reg 0x0B) wh	cur when the radio is been read. Unde en the register is e	loads new data in rflow conditions o	to the Receive SE ccur when trying to	read the Receive	é SERDEŠ Da						
5	EOF B	1 = 0 = An EC specifi	EOF interrupt per No EOF interrupt OF condition occu ied in the SERDE	t is used to signal v nding for Channel I pending for Chanr rs for the Channel S Control register (I Interrupt Status re	B. nel B. B Receiver when Reg 0x06) elapse	receive has begun without any valid bi	and then the nur	nber of bit tim						
4	Full B	1 = 0 = A Full registe	Receive SERDES No Receive SER B condition occur	o signal when the R S Data B full interru DES Data B full int rs when data is trar nis could occur whe s been received.	upt pending. errupt pending. Insferred from the (Channel B Receive	r into the Receive	e SERDES Da						
3	Valid A	1 = 0 = When	All bits are valid f Not all bits are va data is written inf	when all of the bits i for Receive SERDE alid for Receive SEI to the Receive SEF ten are valid. This t	ES Data A. RDES Data A. RDES Data A regi:	ster (Reg 0x09) this								
2	Flow Vio	SERD 1 = 0 0 = N Overfil before	ES Data A regist Dverflow/underflo No overflow/under ow conditions occ the prior data hat er (Reg 0x09) who	t is used to signal w er (Reg 0x09). w interrupt pending rflow interrupt pend cur when the radio is been read. Unde en the register is en	for Receive SER ling for Receive S loads new data ir rflow conditions o	DES Data A. ERDES Data A. to the Receive SE ccur when trying to	RDES Data A reg read the Receive	jister (Reg 0x0 ≥ SERDES Da						
1	EOF A	The E 1 = 0 = An EC specifi	nd of Frame A bit EOF interrupt per No EOF interrupt DF condition occu ied in the SERDE	t is used to signal v nding for Channel / pending for Chanr rs for the Channel S Control register (errupt Status regist	A. nel A. A Receiver when (0x06) elapse with	receive has begun	and then the nur	nber of bit tim						
0	Full A	1 = 0 = A Full Regist	Receive SERDES No Receive SER A condition occur ter (Reg 0x09). Th	o signal when the R S Data A full interru DES Data A full int rs when data is trar nis could occur whe s been received.	upt pending. errupt pending. Insferred from the (Channel A Receive	r into the Receive	e SERDES Da						

4. All status bits are set and readable in the registers regardless of IRQ enable status. This allows a polling scheme to be implemented without enabling IRQs. The status bits are affected by TX Enable and RX Enable (Reg 0x03, bits 7:6). For example, the receive status will read 0 if the IC is not in receive mode. These register are read-only.



Addr	: 0x09		REG_RX	_DATA_A		Default: 0x00						
7	7 6 5 4 3 2 1 (
	Data											



Bit Name Description

7:0 Data Received Data for Channel A. The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.

Addr:	0x0A		REG_RX		Default: 0x00					
7	7 6 5 4 3 2 1									
Valid										

Figure 7-11. Receive SERDES Valid A

Bit Name Description

7:0 Valid These bits indicate which of the bits in the Receive SERDES Data A register (Reg 0x09) are valid. A "1" indicates that the corresponding data bit is valid for Channel A.

If the Valid Data bit is set in the Receive Interrupt Status register (Reg 0x08) all eight bits in the Receive SERDES Data A register (Reg 0x0A) are valid. Therefore, it is not necessary to read the Receive SERDES Valid A register (Reg 0x0C). The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.

Addr	0x0B		REG_RX	_DATA_B		Default: 0x00					
7	6	5	4	3	2	1	0				
	Data										

Figure 7-12. Receive SERDES Data B

Bit Name Description

7:0 Data Received Data for Channel B. The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.

Addr	0x0C		REG_RX_	VALID_B		Default: 0x00					
7	6	5	4	3	2	1	0				
	Valid										

Figure 7-13. Receive SERDES Valid B

Bit Name Description

7:0 Valid These bits indicate which of the bits in the Receive SERDES Data B register (Reg 0x0B) are valid. A "1" indicates that the corresponding data bit is valid for Channel B.

If the Valid Data bit is set in the Receive Interrupt Status register (0x08) all eight bits in the Receive SERDES Data B register (Reg 0x0B) are valid. Therefore, it is not necessary to read the Receive SERDES Valid B register (Reg 0x0C). The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.



ddr: 0	x0D			REG_TX	_INT_EN		Defau	t: 0x00
7		6	5	4	3	2	1	0
		Rese	erved		Underflow	Overflow	Done	Empty
			Fig	ure 7-14. Transı	nit Interrupt En	able		
Bit	Name	Descriptio	on					
7:4	Reserved	These bits	are reserved and	I should be written	with zeros.			
3	Underflow	SERDES I 1 = Und 0 = Und	Data register (Reg erflow interrupt er erflow interrupt di ow condition occu	g 0x0F) nabled. sabled.	upt associated with g to transmit while			
2	Overflow	The Overfl register (0 1 = Ove 0 = Ove An overflo	ow bit is used to e x0F). rflow interrupt ena rflow interrupt dis w condition occur	abled. abled. s when attempting	ot associated with a to write new data d to the transmit s	to the Transmit SI		
1	Done	1 = Don 0 = Don The Done	e interrupt enable e interrupt disable	d. ed. when the Transmi	at signals the end SERDES Data re			ll of its data and
0	Empty	1 = Emp 0 = Emp The Empty	oty interrupt enabl oty interrupt disab	ed. led. when the Transm	hat signals when t it SERDES Data re			,
	Addr: 0x0)E		REG_TX_	INT_STAT		Defau	t: 0x00
7		6	5	4	3	2	1	0
		Rese	erved		Underflow	Overflow	Done	Empty
			Figu	re 7-15. Transn	nit Interrupt Sta	tus ^[5]		

	Bit	Name	Description
	7:4	Reserved	These bits are reserved. This register is read-only.
	3	Underflow	The Underflow bit is used to signal when an underflow condition associated with the Transmit SERDES Data register (Reg 0x0F) has occurred. 1 = Underflow Interrupt pending. 0 = No Underflow Interrupt pending.
			This IRQ will assert during an underflow condition to the Transmit SERDES Data register (Reg 0x0F). An underflow occurs when the transmitter is ready to sample transmit data, but there is no data ready in the Transmit SERDES Data register (Reg 0x0F). This will only assert after the transmitter has transmitted at least one bit. This bit is cleared by reading the Transmit Interrupt Status register (Reg 0x0E).
	2	Overflow	The Overflow bit is used to signal when an overflow condition associated with the Transmit SERDES Data register (0x0F) has occurred.
			1 = Overflow Interrupt pending. 0 = No Overflow Interrupt pending.
			This IRQ will assert during an overflow condition to the Transmit SERDES Data register (Reg 0x0F). An overflow occurs when the new data is loaded into the Transmit SERDES Data register (Reg 0x0F) before the previous data has been sent. This bit is cleared by reading the Transmit Interrupt Status register (Reg 0x0E).
	1	Done	The Done bit is used to signal the end of a data transmission.
			1 = Done Interrupt pending. 0 = No Done Interrupt pending.
			This IRQ will assert when the data is finished sending a byte of data and there is no more data to be sent. This will only assert after the transmitter has transmitted as least one bit. This bit is cleared by reading the Transmit Interrupt Status register (Reg 0x0E)
	0	Empty	The Empty bit is used to signal when the Transmit SERDES Data register (Reg 0x0F) has been emptied. 1 = Empty Interrupt pending. 0 = No Empty Interrupt pending.
			This IRQ will assert when the transmit serdes is empty. When this IRQ is asserted it is ok to write to the Transmit SERDES Data register (Reg 0x0F). Writing the Transmit SERDES Data register (Reg 0x0F) will clear this IRQ. It will be set when the data is loaded into the transmitter, and it is ok to write new data.
ote:			
•	All sta status	tus bits are se bits are affect	t and readable in the registers regardless of IRQ enable status. This allows a polling scheme to be implemented without enabling IRQs. The ed by the TX Enable and RX Enable (Reg 0x03, bits 7:6). For example, the transmit status will read 0 if the IC is not in transmit mode. These

Note

5. (Reg 0x03, bits 7:6). cample, registers are read-only.



Addr	: 0x0F		REG_T		Default: 0x00					
7	6	5	4	3	2	1	0			
			Da	ata			•			

Figure 7-16. Transmit SERDES Data

Bit Name Description

7:0 Data Transmit Data. The over-the-air transmitted order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7.

Addr	: 0x10		REG_TX	(_VALID		Default: 0x00					
7	6	5	4	3	2	1	0				
	Valid										

Figure 7-17. Transmit SERDES Valid

Bit Name Description

7:0 Valid^[6] The Valid bits are used to determine which of the bits in the Transmit SERDES Data register (reg 0x0F) are valid. 1 = Valid transmit bit.

0 =Invalid transmit bit.

	Addr: 0x11-18									REG_PN_CODE									Default: 0x1E8B6A3DE0E9B222												
63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
		Ac	ldres	s Ox	18					Ac	ldres	s 0x	17					Ac	dres	ss Ox	16				•	Ac	dre	ss 0x	15		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Ac	dres	s 0x	14					Ac	ldres	s Ox	13					Ac	dres	ss Ox	12					Ac	ddre	ss 0x	:11		
								-					Fig	ure	7-18	8. PI	N Co	ode						•							

Bit Name Description

PN Codes The value inside the 8 byte PN code register is used as the spreading code for DSSS communication. All 8 bytes can be used together for 64 chips/bit PN code communication, or the registers can be split into two sets of 32 chips/bit PN codes and these can be used alone or with each other to accomplish faster data rates. Not any 64 chips/bit value can be used as a PN code as there are certain characteristics that are needed to minimize the possibility of multiple PN codes interfering with each other or the possibility of invalid correlation. The over-the-air order is bit 0 followed by bit 1 ... followed by bit 62, followed by bit 63.

Note:

63:0

6. Note: The Valid bit in the Transmit SERDES Valid register (Reg 0x10) is used to mark whether the radio will send data or preamble during that bit time of the data byte. Data is sent LSB first. The SERDES will continue to send data until there are no more VALID bits in the shifter. For example, writing 0x0F to the Transmit SERDES Valid register (Reg 0x10) will send half a byte.



Addr	: 0x19		REG_THR		Default: 0x08						
7	6	5	4	2	1	0					
Reserved	Threshold Low										

Figure 7-19. Threshold Low

Bit Name

6:0

- 7 Reserved
- 6:0 Threshold Low

This bit is reserved and should be written with zero.

The Threshold Low value is used to determine the number of missed chips allowed when attempting to correlate a single data bit of value '0'. A perfect reception of a data bit of '0' with a 64 chips/bit PN code would result in zero correlation matches, meaning the exact inverse of the PN code has been received. By setting the Threshold Low value to 0x08 for example, up to eight chips can be erroneous while still identifying the value of the received data bit. This value along with the Threshold High value determine the correlator count values for logic '1' and logic '0'. The threshold values used determine the sensitivity of the receiver to interference and the dependability of the received data. By allowing a minimal number of erroneous chips the dependability of the received data increases while the robustness to interference decreases. On the other hand increasing the maximum number of missed

chips means reduced data integrity but increased robustness to interference and increased range.

Addr	0x1A	A REG_THRESHOLD_H Default: 0x38			t: 0x38			
7	6 5		5 4 3		2	1	0	
Reserved		Threshold High						

Figure 7-20. Threshold High

BitNameDescription7ReservedThis bit is reserved and should be written with zero.

Description

Threshold High The Threshold High value is used to determine the number of matched chips allowed when attempting to correlate a single data bit of value '1'. A perfect reception of a data bit of '1' with a 64 chips/bit or a 32 chips/bit PN code would result in 64 chips/bit or 32 chips/bit correlation matches, respectively, meaning every bit was received perfectly. By setting the Threshold High value to 0x38 (64-8) for example, up to eight chips can be erroneous while still identifying the value of the received data bit. This value along with the Threshold Low value determine the correlator count values for logic '1' and logic '0'. The threshold values used determine the sensitivity of the receiver to interference and the dependability of the received data. By allowing a minimal number of erroneous chips the dependability of the received data increases while the robustness to interference decreases. On the other hand increasing the maximum number of missed chips means reduced data integrity but increased robustness to interference and increased range.



Addr:	Addr: 0x1C 7 6 5		REG_WAKE_EN			Default: 0x00		
7	6	5	4	3	2	1	0	
	Reserved						Wakeup Enable	

Figure 7-21. Wake Enable

Bit Name Description

7:1 Reserved These bits are reserved and should be written with zeros.

- 0 Wakeup Enable Wakeup interrupt enable.
 - 0 = disabled
 - 1 = enabled
 - A wakeup event is triggered when the PD pin is deasserted and once the IC is ready to receive SPI communications.

Addr:	: 0x1D		REG_WA	KE_STAT		Default: 0x01		
7	6	5	4	3	2	1	0	
	•		Reserved				Wakeup Status	

Figure 7-22. Wake Status

Bit Na	me	Description
--------	----	-------------

7:1 Reserved These bits are reserved. This register is read-only.

0 Wakeup Status Wakeup status.

- 0 = Wake interrupt not pending
- 1 = Wake interrupt pending

This IRQ will assert when a wakeup condition occurs. This bit is cleared by reading the Wake Status register (Reg 0x1D). This register is read-only.

Addr	: 0x20		REG_ANA	LOG_CTL		Defaul	t: 0x00
7	6	5	4	3	2	1	0
Reserved	AGC Disable	MID Read Enable	Reserved	Reserved	PA Output Enable	Palnv	Rst

Figure 7-23. Analog Control

Bit	Name	Description
7	Reserved	This bit is reserved and should be written with zero.
6	AGC RSSI Control	Enables AGC/RSSI control via Reg 0x2E and Reg 0x2F.
5	MID Read Enable	The MID Read Enable bit must be set to read the contents of the Manufacturing ID register (Reg 0x3C-0x3F). Enabling the Manufacturing ID register (Reg 0x3C-0x3F) consumes power. This bit should only be set when reading the contents of the Manufacturing ID register (Reg 0x3C-0x3F).
4:3	Reserved	These bits are reserved and should be written with zeros.
2	PA Output Enable	The Power Amplifier Output Enable bit is used to enable the PACTL pin for control of an external power amplifier. 1 = PA Control Output Enabled on PACTL pin. 0 = PA Control Output Disabled on PACTL pin.
1	PA Invert	The Power Amplifier Invert bit is used to specify the polarity of the PACTL signal when the PaOe bit is set high. PA Output Enable and PA Invert cannot be simultaneously changed. 1 = PACTL active low 0 = PACTL active high
0	Reset	The Reset bit is used to generate a self clearing device reset. 1 = Device Reset. All registers are restored to their default values. 0 = No Device Reset.



Addr	Addr: 0x21		REG_CHANNEL			Default: 0x00		
7	7 6 5		4 3 2			1	0	
A+N		Channel						

Figure 7-24. Channel

Bit Name Description

7

A+N The A+N bit is used to specify whether the Synthesizer frequency is generated through the use of the Channel register (Reg 0x21) or through the use of the Synthesizer A Counter register (Reg 0x01) and the Synthesizer N Counter register (Reg 0x02).

1 = Synthesizer A Counter register (Reg 0x01) and the Synthesizer N Counter register (Reg 0x02) registers used to generate Synthesizer frequency.

0 = Channel register (Reg 0x21) is used to generate Synthesizer frequency.

When set to 1 the channel value is ignored and the values written in the Synthesizer A Counter register (Reg 0x01) and the Synthesizer N Counter register (Reg 0x02) are used. When set to 0 the values written to the Synthesizer A Counter register (Reg 0x02) are used. When set to 0 the values written to the Synthesizer A Counter register (Reg 0x01) and the Synthesizer N Counter register (Reg 0x02) are ignored and the channel value is used by the synthesizer. It is recommended that the Channel register (Reg 0x21) is used as opposed to the Synthesizer A Counter register (Reg 0x01) and the Synthesizer N Counter register (Reg 0x22) is used as opposed to the Synthesizer A Counter register (Reg 0x02) method.

6:0 Channel The Channel register (Reg 0x21) is used to determine the Synthesizer frequency when the A+N bit is set to 0. Use of other channels may be restricted by certain regulatory agencies. A value of 1 corresponds to a communication frequency of 2.402 GHz, while a value of 79 corresponds to a frequency of 2.479GHz. The channels are separated from each other by 1 MHz intervals.

Addr	: 0x22		REG_	REG_RSSI			Default: 0x00		
7	7 6 5		4	3	1	0			
Rese	erved	Valid			RSSI				

Figure 7-25. Receive Signal Strength Indicator (RSSI)^[7]

Bit	Name	Description
7:6	Reserved	These bits are reserved. This register is read-only.
5	Valid	The Valid bit indicates whether the RSSI value in bits [4:0] are valid. This register is Read Only. 1 = RSSI value is valid 0 = RSSI value is invalid
4:0	RSSI	The Receive Strength Signal Indicator (RSSI) value indicates the strength of the received signal. This is a read only value with the higher values indicating stronger received signals meaning more reliable transmissions.

Addr	: 0x23		REG	i_PA		Defaul	t: 0x00	
7	6	5	4	3	2 1 0			
		Reserved				PA Bias		

Figure 7-26. Power Control

Bit	Name	Description
7:3	Reserved	These bits are reserved and should be written with zeros.
2:0	PA Bias	The Power Amplifier Bias (PA Bias) bits are used to set the transmit power of the IC through increasing (values up to 7) or decreasing (values down to 0) the gain of the on-chip Power Amplifier. The higher the register value the higher the transmit power. By changing the PA Bias value signal strength management functions can be accomplished. For general purpose communication a value of 7 is recommended.

Note:

7. The RSSI will collect a single value each time the part is put into receive mode via Control register (Reg 0x03, bit 7=1).



	Disable Bit Name 7 Reserved			REG_CRY	STAL_ADJ		Defau	lt: 0x00		
7		6	5	4	3	2	1	0		
Reserved Clock Output Disable		t		Crystal	Adjust					
				Figure 7-27. (Crystal Adjust					
Bit	Name		Description							
7	Reserv	ved	This bit is reserved	and should be writ	ten with zero.					
6	6 Clock Output Disable		1 = No 13 MHz cl	e Clock Output Disable bit disables the 13 MHz clock driven on the X13OUT pin. 1 = No 13 MHz clock driven externally. 0 = 13 MHz clock driven externally.						
			If the 13 MHz clock 5+13 <i>n</i> . By default th it interfere with ever MHz clock output pi	ie 13 MHz clock ou y 13th channel beg	utput pin is enabled anning with 2.4050	d. This pin is usefu	Il for adjusting the	e 13 MHz clock, I		
5:0	Crysta		The Crystal Adjust v Adjust value will dep for information about	end on the parame	eters of the crystal	being used. Refer				
	Addr:	0x26		REG_V	CO_CAL		Defau	lt: 0x00		
7		6	5	4	3	2	1	0		
V	CO Slop	e Enable		•	Rese	erved	1			

Figure 7-28. VCO Calibration

 Bit
 Name
 Description

 7:6
 VCO Slope Enable (Write-Only)
 The Voltage Controlled Oscillator (VCO) Slope Enable bits are used to specify the amount of variance automatically added to the VCO.

 11 = -5/+5 VCO adjust.
 11 = -5/+5 VCO adjust. The application MCU must configure this option during initialization.

 10 = -2/+3 VCO adjust.
 01 = Reserved.

 00 = No VCO adjust.
 00 = No VCO adjust.

 5:0
 Reserved
 These bits are reserved and should be written with zeros.



Addr:	0x2E		REG_A		Default: 0x00						
7	6	5	4	3	2	1	0				
AGC Lock		Reserved									
Figure 7-29 AGC Control											

Figure 7-29. AGC Control

Bit Name Description

When set, this bit disables the on-chip LNA AGC system, powers down unused circuitry, and locks the LNA to maximum gain. The user must set Reg 20, bit 6=1 to enable writes to Reg 0x2E. It is recommended to set this bit during initialization to save power. 7 AGC Lock

These bits are reserved and should be written with zeros. 6:0 Reserved

Description

Addr	: 0x2F		REG_CARR	ER_DETECT	Defaul	Default: 0x00				
7	6	5	4	3	2	1	0			
Reserved										

Figure 7-30. Carrier Detect

Bit	Name
7	Carrier Detect Overri

6:0 Reserved

Carrier Detect Override When set, this bit overrides carrier detect. The user must set Reg 20, bit 6=1 to enable writes to Reg 0x2F. These bits are reserved and should be written with zeros.

Addr	: 0x32		REG_CLOC		Default: 0x00				
7	6	5	4	3	2	1	0		
			Manual Cloo	ck Overrides					

Figure 7-31. Clock Manual

Bit Name

Description

7:0 Manual Clock Overrides This register must be written with 0x41 after reset for correct operation

Addr	: 0x33		REG_CLOC		Default: 0x00						
7	6	5	4	3	2	1	0				
Manual Clock Enables											

Figure 7-32. Clock Enable

Description Bit Name

7:0 Manual Clock Enables This register must be written with 0x41 after reset for correct operation



Addr	0x38		REG_SYN_		Default: 0x64						
7	6	5	4	3	2	1	0				
	Count										

Figure 7-33. Synthesizer Lock Count

Bit Name Description

Determines the length of delay in 2μ s increments for the synthesizer to lock when auto synthesizer is enabled via Control register (0x03, bit 1=0) and not using the PLL lock signal. 7:0 Count

			Α	ddr:	0x3	3C-3	ßF									RE	G_N	١ID														
31	13	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Address 0x3F Address 0x3E						Ad	dres	s Ox	3D					Ad	dres	s Ox	3C														

Figure 7-34. Manufacturing ID

Bit	Name
	i taine

Description These bits are the Manufacturing ID (MID) for each IC. The contents of these bits cannot be read unless the MID Read Enable bit (bit 5) is set in the Analog Control register (Reg 0x20). Enabling the Manufacturing ID register (Reg 0x3C-0x3F) consumes power. The MID Read Enable bit in the Analog Control register (Reg 0x20, bit 5) should only be set when reading the contents of the Manufacturing ID register (Reg 0x3C-0x3F). This register is read-only. 31:0 Address[31:0]




8.0 Pin Descriptions

Table 8-1. Pin Description Table for the CYWUSB6932/CYWUSB6934

Pin QFN	Name	Туре	Default	Description
	1	••	<u> </u>	· · ·
46	RFIN	Input	Input	RF Input. Modulated RF signal received (CYWUSB6934 only).
5	RFOUT	Output	N/A	RF Output. Modulated RF signal to be transmitted.
ower Control				
38	X13	Input	N/A	Crystal Input. (refer to Section 4.6).
35	X13IN	Input	N/A	Crystal Input. (refer to Section 4.6).
26	X13OUT	Output /Hi-Z	Output	System Clock. Buffered 13-MHz system clock.
33	PD	Input	N/A	Power Down . Asserting this input (low), will put the CYWUSB6932/CYWUSB6934 in the Suspend Mode (X13OUT is 0 when PD is Low).
14	RESET	Input	N/A	Active LOW Reset. Device reset.
34	PACTL	I/O	Input	PACTL. External Power Amplifier control. Pull-down or make output.
Sypass Mode (Communic	ations /	Interrupt	
20	DIO	I/O	Input	Data Input/Output. SERDES Bypass Mode Data Transmit/Receive.
19	DIOVAL	I/O	Input	Data I/O Valid. SERDES Bypass Mode Data Transmit/Receive Valid.
21	IRQ	Output /Hi-Z	Output	IRQ. Interrupt and SERDES Bypass Mode DIOCLK.
unications	•			
23	MOSI	Input	N/A	Master-Output-Slave-Input Data. SPI data input pin.
24	MISO	Output /Hi-Z	Hi-Z	Master-Input-Slave-Output Data. SPI data output pin.
25	SCK	Input	N/A	SPI Input Clock. SPI clock.
22	SS	Input	N/A	Slave Select Enable. SPI enable.
Ground				
6, 9, 16, 28, 29, 32, 41, 42, 44, 45	VCC	VCC	Н	V _{CC} = 2.7V to 3.6V.
13	GND	GND	L	Ground = 0V.
1, 2, 3, 4, 7, 8, 10, 11, 12, 15, 17, 18, 27, 30, 31, 36, 37, 39, 40, 43, 47, 48	NC	N/A	N/A	Tie to Ground.
ed paddle	GND	GND	L	Must be tied to Ground.
	46 5 ower Control 38 35 26 33 26 33 24 33 20 19 21 20 19 21 21 0 0 19 21 21 0 0 19 21 21 0 0 19 21 21 0 0 19 21 0 0 19 21 0 0 19 21 0 0 19 21 0 0 19 21 0 0 19 21 0 0 19 21 0 0 19 21 0 0 19 21 0 0 19 21 10 19 21 10 10 10 10 10 10 10 10 10 10 10 10 10	46 RFIN 5 RFOUT ower Control 38 35 X13 35 X13IN 26 X13OUT 33 PD 33 PD 34 PACTL 39 DIO 14 RESET 34 PACTL 20 DIO 19 DIOVAL 21 IRQ 19 DIOVAL 21 RESET 23 MOSI 24 MISO 25 SCK 22 SS IGround VCC 13 GND 1,2,3,4,7,8, 1,36,37,39, 40,43,47,48 NC	46 RFIN Input 5 RFOUT Output ower Control Input 38 X13 Input 35 X13IN Input 26 X13OUT Output 33 PD Input 34 PD Input 34 PACTL I/O 34 PACTL I/O 34 PACTL I/O 39 DIO I/O 20 DIO I/O 21 IRQ Output 14 RESET Input 20 DIO I/O 21 IRQ Output 23 MOSI Input 24 MISO Output 25 SCK Input 22 SS Input 13 GND GND 13 GND GND 13,36,37,39,40,43,47,48 N/C N/A	46 RFIN Input Input 5 RFOUT Output N/A ower Control N/A N/A 38 X13 Input N/A 35 X13IN Input N/A 26 X13OUT Output /Hi-Z Output 33 PD Input N/A 34 PD Input N/A 34 PACTL I/O Input 20 DIO I/O Input 20 DIO I/O Input 20 DIOVAL I/O Input 20 DIOVAL I/O Input 21 IRQ Output /Hi-Z Output 23 MOSI Input N/A 24 MISO Output N/A 25 SCK Input N/A 25 SS Input N/A 46, 9, 16, 28, 29, 32, 41, 42, 44, 45 VCC VCC H






IRQ 🗌

14

*CYWUSB6934 PIN ONLY ** E-PAD BOTTOM SIDE



15 SS



* E-PAD BOTTOM SIDE

Figure 8-2. CYWUSB6934, 48 QFN – Top View



9.0 **Absolute Maximum Ratings**

Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage on V _{CC} relative to VSS	–0.3V to +3.9V
DC Voltage to Logic Inputs ^[8]	–0.3V to V _{CC} +0.3V
DC Voltage applied to Outputs in High-Z State	–0.3V to V _{CC} +0.3V
Static Discharge Voltage (Digital) ^[9]	
Static Discharge Voltage (RF) ^[10]	500V
Latch-up Current	+200 mA, –200 mA

10.0 **Operating Conditions**

V _{CC} (Supply Voltage)	
T _A (Ambient Temperature Under Bias)	0°C to +70°C
Ground Voltage	0V
F _{OSC} (Oscillator or Crystal Frequency)	

Notes:

8. It is permissible to connect voltages above Vcc to inputs through a series resistor limiting input current to 1 mA. This can't be done during power down mode.

AC timing not guaranteed. 9. Current performance is 1500V on the DIOVAL pin, please see WirelessUSB LS Errata (38-17007) for errata details. 10. Human Body Model (HBM).

DC Characteristics (over the operating range) 11.0

Table 11-1. DC Parameters

Parameter	Description	Conditions	Min.	Typ. ^[12]	Max.	Unit
V _{CC}	Supply Voltage		2.7	3.0	3.6	V
V _{OH1}	Output High Voltage condition 1	At I _{OH} = -100.0µA	V _{CC} -0.1	V _{CC}		V
V _{OH2}	Output High Voltage condition 2	At I _{OH} = -2.0 mA	2.4	3.0		V
V _{OL}	Output Low Voltage	At I _{OL} = 2.0 mA		0.0	0.4	V
V _{IH}	Input High Voltage		2.0		V _{CC} ^[11]	V
V _{IL}	Input Low Voltage		-0.3		0.8	V
I _{IL}	Input Leakage Current	$0 < V_{IN} < V_{CC}$	-1	0.26	+1	μA
C _{IN}	Pin Input Capacitance (except X13, X13IN, RFIN)			3.5	10	pF
I _{Sleep}	Current consumption during power-down mode	PD = LOW		0.24	10	μA
IDLE I _{CC}	Current consumption without synthesizer	PD = HIGH		3		mA
STARTUP I _{CC}	ICC from PD high to oscillator stable.			1.8		mA
TX AVG I _{CC1}	Average transmitter current consumption ^[13]	no handshake		5.9		mA
TX AVG I _{CC2}	Average transmitter current consumption ^[14]	with handshaking		8.1		mA
RX I _{CC (PEAK)}	Current consumption during receive			57.7		mA
TX I _{CC (PEAK)}	Current consumption during transmit			69.1		mA
	Current consumption with Synthesizer on, No Transmit or Receive			28.7		mA

Notes:

It is permissible to connect voltages above Vcc to inputs through a series resistor limiting input current to 1 mA.
 Typ. values measured with Vcc = 3.0V @ 25°C
 Average Icc when transmitting a 5-byte packet (3 data bytes + 2 bytes of protocol) every 10ms using the WirelessUSB LS 1-way protocol.
 Average Icc when transmitting a 5-byte packet (3 data bytes + 2 bytes of protocol) every 10ms using the WirelessUSB LS 1-way protocol.
 Average Icc when transmitting a 5-byte packet (3 data bytes + 2 bytes of protocol) every 10ms using the WirelessUSB LS 2-way protocol.



AC Characteristics^[15] 12.0

Table 12-1. SPI Interface^[17]

Parameter	Description	Min.	Тур.	Max.	Unit
t _{scк_cүc}	SPI Clock Period	476			ns
t _{SCK_HI} (BURST READ) ^[16]	SPI Clock High Time	238			ns
t _{scк_н}	SPI Clock High Time	158			ns
t _{SCK_LO}	SPI Clock Low Time	158			ns
t _{DAT_SU}	SPI Input Data Set-up Time	10			ns
t _{DAT_HLD}	SPI Input Data Hold Time	97 ^[17]			ns
t _{DAT_VAL}	SPI Output Data Valid Time	77 ^[17]		174 ^[17]	ns
t _{SS_SU}	SPI Slave Select Set-up Time before first positive edge of SCK ^[18]	250			ns
t _{SS_HLD}	SPI Slave Select Hold Time after last negative edge of SCK	80			ns




Figure 12-1. SPI Timing Diagram




Figure 12-2. SPI Burst Read Every 9th SCK HI Stretch Timing Diagram

Notes:

- 15. AC values are not guaranteed if voltages on any pin exceed Vcc. 16. This stretch only applies to every 9th SCK HI pulse for SPI Burst Reads only. 17. For F_{OSC} = 13 MHz ±50ppm, 3.3v @ 25°C.
- 18. SCK must start low, otherwise the success of SPI transactions are not guaranteed.



Table 12-2. DIO Interface

Parameter	Description				
Transmit		Min.	Тур.	Max.	Unit
t _{TX_DIOVAL_SU}	DIOVAL Set-up Time	2.1			μs
t _{TX_DIO_SU}	DIO Set-up Time	2.1			μs
t _{TX_DIOVAL_HLD}	DIOVAL Hold Time	0			μs
	DIO Hold Time	0			μs
	Minimum IRQ High Time - 32 chips/bit DDR		8		μs
	Minimum IRQ High Time - 32 chips/bit		16		μs
	Minimum IRQ High Time - 64 chips/bit		32		μs
t _{TX_IRQ_LO}	Minimum IRQ Low Time - 32 chips/bit DDR		8		μs
	Minimum IRQ Low Time - 32 chips/bit		16		μs
_	Minimum IRQ Low Time - 64 chips/bit		32		μs
Receive		Min.	Тур.	Max.	Unit
t _{RX_DIOVAL_VLD}	DIOVAL Valid Time - 32 chips/bit DDR	-0.01		6.1	μs
	DIOVAL Valid Time - 32 chips/bit	-0.01		8.2	μs
	DIOVAL Valid Time - 64 chips/bit	-0.01		16.1	μs
t _{RX_DIO_VLD}	DIO Valid Time - 32 chips/bit DDR	-0.01		6.1	μs
	DIO Valid Time - 32 chips/bit	-0.01		8.2	μs
	DIO Valid Time - 64 chips/bit	-0.01		16.1	μs
t _{RX_IRQ_HI}	Minimum IRQ High Time - 32 chips/bit DDR		1		μs
	Minimum IRQ High Time - 32 chips/bit		1		μs
	Minimum IRQ High Time - 64 chips/bit		1		μs
t _{RX_IRQ_LO}	Minimum IRQ Low Time - 32 chips/bit DDR		8		μs
_	Minimum IRQ Low Time - 32 chips/bit		16		μs
	Minimum IRQ Low Time - 64 chips/bit		32		μs




Figure 12-3. DIO Receive Timing Diagram




Figure 12-4. DIO Transmit Timing Diagram



12.1 **Radio Parameters**

Table 12-3. Radio Parameters

Parameter Description	Conditions	Min.	Тур.	Max.	Unit
RF Frequency Range	[20]	2.400		2.483	GHz
Radio Receiver (T = 25°C, V _{CC} = 3.3V, fosc = 13.000 MHz, X13OUT off	, 64 chips/bit, Threshold Low = 8, Th	reshold H	ligh = 56, E	BER <u><</u> 10 ^{−3})	
Sensitivity			-90		dBm
Maximum Received Signal		-20	-10		dBm
RSSI value for PWR _{in} > -40 dBm			28 - 31		
RSSI value for PWR _{in} < -95 dBm			0 -10		
Interference Performance			1 1		
Co-channel Interference rejection Carrier-to-Interference (C/I)	C = -60 dBm		11		dB
Adjacent (1 MHz) channel selectivity C/I 1 MHz	C = –60 dBm		3		dB
Adjacent (2 MHz) channel selectivity C/I 2 MHz	C = –60 dBm		-30		dB
Adjacent (<u>></u> 3 MHz) channel selectivity C/I <u>></u> 3 MHz	C = –67 dBm		-40		dB
Image ^[22] Frequency Interference, C/I Image	C = –67 dBm		-20		dB
Adjacent (1 MHz) interference to in-band image frequency, C/I image ±1 MHz	C = –67 dBm		-25		dB
Out-of-Band Blocking Interference Signal Frequency			1 1		
30 MHz – 2399 MHz except (FO/N & FO/N±1 MHz) ^[19]	C = –67 dBm		-30		dBm
2498 MHz – 12.75 GHz, except (FO*N & FO*N±1 MHz) ^[19]	C = –67 dBm		-20		dBm
Intermodulation	C = –64 dBm ∆f = 5,10 MHz		-39		dBm
Spurious Emission					
30 MHz – 1 GHz				-57	dBm
1 GHz – 12.75 GHz except (4.8GHz - 5.0GHz)				-47	dBm
4.8 GHz – 5.0 GHz				-37 ^[21]	dBm
Radio Transmitter (T = 25°C, V _{CC} = 3.3V, fosc = 13.000 MHz)					
Maximum RF Transmit Power	PA = 7		0		dBm
RF Power Control Range			30		dB
RF Power Range Control Step Size	seven steps, monotonic		4.3		dB
Frequency Deviation	PN Code Pattern 10101010		270		kHz
Frequency Deviation	PN Code Pattern 11110000		320		kHz
Zero Crossing Error			±125		ns
Occupied Bandwidth	100-kHz resolution bandwidth, –6 dBc	500			kHz
Initial Frequency Offset			±75		kHz
In-band Spurious					
Second Channel Power (±2 MHz)				-30	dBm
≥ Third Channel Power (≥3 MHz)				-40	dBm
Non-Harmonically Related Spurs					
30 MHz – 12.75 GHz				-57	dBm
Harmonic Spurs					
Second Harmonic				-20	dBm
Third Harmonic				-30	dBm
Fourth and Greater Harmonics				-47	dBm

FO = Tuned Frequency, N = Integer.
 Subject to regulation.
 Antenna matching network and antenna will attenuate the output signal at these frequencies to meet regulatory requirements.
 Image frequency is +4 MHz from desired channel (2 MHz low IF, high side injection).



12.2 **Power Management Timing**

Parameter	Description	Conditions	Min.	Тур	Max.	Unit
t _{PDN_X13}	Time from PD deassert to X13OUT			2000		μs
t _{SPI_RDY}	Time from oscillator stable to start of SPI transactions		1			μs
t _{PWR_RST}	Power On to RESET deasserted	V _{cc} @ 2.7V	1300			μs
t _{RST}	Minimum RESET asserted pulse width		1			μs
t _{PWR_PD}	Power On to PD deasserted ^[23]		1300			μs
t _{WAKE}	PD deassert to clocks running ^[24]			2000		μs
t _{PD}	Minimum PD asserted pulse width		10			μs
t _{SLEEP}	PD assert to low power mode			50		ns
t _{WAKE_INT}	PD deassert to IRQ ^[25] assert (wake interrupt) ^[26]			2000		μs
t _{STABLE}	PD deassert to clock stable	to within ±10 ppm		2100		μs




Figure 12-5. Power On Reset/Reset Timing





Figure 12-6. Sleep / Wake Timing

Notes:

- The $\overline{\text{PD}}$ pin must be asserted at power up to ensure proper crystal startup. When X13OUT is enabled. 23. 24.
- 25.
- Both the polarity and the drive method of the IRQ pin are programmable. See page 12 for more details. *Figure 12-6* illustrates default values for the Configuration register (Reg 0x05, bits 1:0). A wakeup event is triggered when the PD pin is deasserted. *Figure 12-6* illustrates a wakeup event configured to trigger an IRQ pin event via the Wake Enable register (Reg 0x1C, bit 0=1). 26.



12.3 AC Test Loads and Waveforms for Digital Pins





13.0 Ordering Information


Table 13-1. Ordering Information

Part Number	Radio	Package Name	Package Type	Operating Range
CYWUSB6932-28SEC	Transmitter	28 SOIC	28-Lead Molded SOIC Exposed Paddle	Commercial
CYWUSB6934-28SEC	Transceiver	28 SOIC	28-Lead Molded SOIC Exposed Paddle	Commercial
CYWUSB6934-48LFC	Transceiver	48 QFN	48 Quad Flat Package No Leads	Commercial



14.0 Package Description


The CYWUSB6932/CYWUSB6934 ICs come in a 28-pin exposed paddle SOIC package.



51-85184-*A

Figure 14-1. 28-pin (300-Mil) SOIC EPAD SE28.3 SOIC

The recommend dimension of the PCB pad size for the E-PAD underneath the SOIC is 190 mils × 225 mils (width × length).



51-85152-*A


Figure 14-2. 48-pin QFN 7 x 7 mm LF48

The recommended dimension of the PCB pad size for the E-PAD underneath the QFN is 209 mils × 209 mils (width x length).

This document is subject to change, and may be found to contain errors of omission or changes in parameters. For feedback or technical support regarding Cypress WirelessUSB products please contact Cypress at www.cypress.com. WirelessUSB and enCoRe are trademarks of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

Document 38-16007	Rev.	*E
-------------------	------	----

© Cypress Semiconductor Corporation, 2003. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.



Document History Page

	Document Title: CYWUSB6932/CYWUSB6934 WirelessUSB™ LS 2.4-GHz DSSS Radio SoC Document Number: 38-16007						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	123907	01/20/03	LXA	New Data Sheet			
*A	125470	04/28/03	XGR	Preliminary Release			
*В	127076	07/30/03	KKU	Updated pins outs, timing diagrams, AC Test loads, DC Characteristics, Radio Characteristics Removed die			
*C	128886	08/04/03	KKV	Minor change: removed table of contents and fixed layout of section 10.			
*D	129180	12/04/03	TGE	Updated AC and DC characteristics from char. results Updated register entries Changed package type from 56-pin QFN to 48-pin QFN Updated all pinouts and timing diagrams Updated block diagram and functional description Updated application interfaces Added Interrupt descriptions			
*E	131851	12/17/03	TGE	Changed Static Discharge Voltage (Digital) Specification of Section 9.0			