

# Hex D flip-flops

54F174

## FEATURES

- Six edge-triggered D-type flip-flops
- Buffered common Clock
- Buffered, asynchronous Master Reset

## ORDERING INFORMATION

DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
16-Pin Ceramic DIP	54F174/BEA	GDIP1-T16
16-Pin Ceramic Flat Pack	54F174/BFA	GDFP2-F16
20-Pin Ceramic LLCC	54F174/B2A	CQCC2-N20

\* MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

## DESCRIPTION

The 54F174 has six edge-triggered flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one set-up time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output.


All outputs will be forced LOW independent of Clock or Data inputs by a Low voltage level on the MR input. The device is useful for applications where true outputs only are required, and the Clock and Master Reset are common to all storage elements.

## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D <sub>0</sub> - D <sub>5</sub>	Data inputs	1.0/1.0	20µA/0.6mA
CP	Clock pulse inputs (active rising edge)	1.0/1.0	20µA/0.6mA
MR	Master Reset input (active Low)	1.0/5	20µA/0.6mA
Q <sub>0</sub> - Q <sub>5</sub>	Data outputs	50/33	1.0mA/20mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20µA in the High state and 0.6mA in the Low state.


## PIN CONFIGURATION



## LLCC LEAD CONFIGURATION




## LOGIC SYMBOL



## Hex D flip-flops

54F174

## LOGIC DIAGRAM



## FUNCTION TABLE

OPERATING MODE	INPUTS			OUTPUTS
	MR	CP	D <sub>n</sub>	Q <sub>n</sub>
Reset (clear)	L	X	X	L
Load "1"	H	↑	h	H
Load "0"	H	↑	l	L

H = High voltage level steady state.

h = High voltage level one setup time prior to the Low-to-High Clock transition.

L = Low voltage level steady state.

l = Low voltage level one setup time prior to the Low-to-High Clock transition.

X = Don't Care.

↑ = Low-to-High Clock transition.

## ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING			UNIT
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage range	-0.5	to +7.0		V
V <sub>I</sub>	Input voltage range	-0.5	to +7.0		V
I <sub>I</sub>	Input current range	-30	to +5.0		mA
V <sub>O</sub>	Voltage applied to output in High output state range	-0.5	to +V <sub>CC</sub>		V
I <sub>O</sub>	Current applied to output in Low output state		40		mA
T <sub>STG</sub>	Storage temperature range	-65	to +150		°C

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
V <sub>IL</sub>	Low-level input voltage			+0.8	V
I <sub>IK</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current			-1.0	mA
I <sub>OL</sub>	Low-level output current			20	mA
T <sub>A</sub>	Operating free-air temperature range	-55		+125	°C

## Hex D flip-flops

54F174

## DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>	LIMITS			UNIT
			Min	Typ <sup>2</sup>	Max	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = Min, I <sub>OH</sub> = Max	2.5			V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = Min, V <sub>IL</sub> = Max, I <sub>OL</sub> = Max		0.35	0.50	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = I <sub>K</sub>		-0.73	-1.2	V
I <sub>IH2</sub>	Input current at maximum input voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 7.0V			100	μA
I <sub>IH1</sub>	High-level input current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V		1	20	μA
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.5V		-0.4	-0.6	mA
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = Max	-60	-80	-150	mA
I <sub>CC</sub>	Supply current (total)	V <sub>CC</sub> = Max, D <sub>n</sub> = MR = 4.5V, CP = ↑		35	45	mA

## AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			T <sub>A</sub> = -55°C to +125°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			
			Min	Typ	Max	Min	Max		
f <sub>MAX</sub>	Maximum Clock frequency	Waveform 1	80	100		80		MHz	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Q <sub>n</sub>	Waveform 1	3.5 4.5	5.5 6.0	8.0 10.0	3.0 4.0	9.5 11.5	ns ns	
t <sub>PHL</sub>	Propagation delay MR to Q <sub>n</sub>	Waveform 3	5.0	8.5	14.0	4.5	15.5	ns	

## NOTES:

- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table operating mode.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.


## AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			T <sub>A</sub> = -55°C to +125°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			
			Min	Typ	Max	Min	Max		
t <sub>s(H)</sub> t <sub>s(L)</sub>	Setup time, High or Low D <sub>n</sub> to CP	Waveform 2	4.0 4.0			4.0 4.0		ns ns	
t <sub>h(H)</sub> t <sub>h(L)</sub>	Hold time, High or Low D <sub>n</sub> to CP	Waveform 2	0 0			0 0		ns ns	
t <sub>w(H)</sub> t <sub>w(L)</sub>	CP pulse width, High or Low	Waveform 1	4.0 6.0			4.0 6.0		ns ns	
t <sub>w(L)</sub>	MR pulse width Low	Waveform 3	5.0			5.0		ns	
t <sub>rec</sub>	Recovery time MR to CP	Waveform 3	5.0			6.0		ns	


## Hex D flip-flops

54F174


## AC WAVEFORMS



Waveform 1. Clock to Output Delays, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Data Setup and Hold Times

Waveform 3. Master Reset Pulse Width,  
Master Reset to Output Delay and Master Reset to Clock Recovery Time


NOTE: For all waveforms  $V_M = 1.5V$   
The shaded areas indicate when the input is permitted to change for predictable output performance

## TEST CIRCUIT AND WAVEFORM



Test Circuit for Totem-Pole Outputs

## DEFINITIONS:

 $R_L$  = Load Resistor; see AC Characteristics for value. $C_L$  = Load capacitance includes jig and probe capacitance; see AC Characteristics for value. $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators. $V_X$  = Unlocked pins must be held at:  $\leq 0.8V$ ;  $\geq 2.7V$  or open per FunctionTable.

Input Pulse Definition

INPUT PULSE CHARACTERISTICS				
Family	Rep. Rate	Pulse Width	$t_{TLH}$	$t_{THL}$
54F	1MHz	500ns	$\leq 2.5\text{ns}$	$\leq 2.5\text{ns}$