

SN54H78, SN54L78, SN54LS78A, SN74H78, SN74LS78A

Dual J-K Flip-Flops

The 'H78 and 'L78 contain two J-K flip-flops with individual J-K, preset inputs, and common clock and common clear inputs. The 'H78 and 'L78 are positive pulse-triggered flip-flops. J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low transition. For these devices the J and K inputs must be stable while the clock is high.

The 'LS78A contain two negative-edge-triggered flip-flops with individual J-K, preset inputs, and common clock and common clear inputs. The logic levels at the J and K inputs may be allowed to change while the clock pulse is high and the flip-flop will perform according to the function table as long as minimum setup and hold times are observed. The preset and clear are asynchronous active low inputs. When low they override the clock and data inputs forcing the outputs to the steady state levels.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

- Package Options Include Plastic and . Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

- The 'H78 and 'L78 contain two J-K flip-flops with individual J-K, preset inputs, and common clock and common clear inputs. The 'H78 and 'L78 are positive pulse-triggered flip-flops. J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low transition. For these devices the J and K inputs must be stable while the clock is high.
- The 'LS78A contain two negative-edge-triggered flipflops with individual J-K, preset inputs, and common clock and common clear inputs. The logic levels at the J and K inputs may be allowed to change while the clock pulse is high and the flip-flop will perform according to the function table as long as minimum setup and hold times are observed. The preset and clear are asynchronous active low inputs. When low they override the clock and data inputs forcing the outputs to the steady state levels as shown in the function table.

The SN54H78, SN54L78, and the SN54LS78A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74H78 and the SN74LS78A are characterized for operation from 0°C to 70°C.

> FOR CHIP CARRIER INFORMATION. CONTACT THE FACTORY

0110 11170	
SN74H78	J OR N PACKAGE
(TO	P VIEW]
1 K [U14 VCC
10[2	13 1 PRE
1003	12 CLR
1J∐4	11 2J
2005	10 2PRE
2006	9 CLK
GND 7	8 2K

SN54H78 ... J PACKAGE

SN54L78 ... J PACKAGE SN54L578A ... J OR W PACKAGE SN74LS78A ... D, J OR N PACKAGE

(T	OP VIEW	0
CLK	U 14] 1K
1 PRE 2	13	10
1J 🗖 3	12	٦1ā
Vcc	11	GND
CLRDS	5 10	2J
2 PRE DE	5 9	20
2K 🖸	7 8	20
	_	

'H78, 'L78

	IN	OUTP	UTS			
PRE	CLR	CLK	J	к	٩	ā
L	н	×	х	x	н	L
н	L	×	x	×	L	н
L	L	x	х	×	HIT	Ht
н	н	л	L	L	00	ā
н	н	л	н	L) н	L
н	н	л	L	н	L	н
н	н	л	н	н	TOG	GLE

......

	IN	OUTP	UTS			
PRE	CLR	CLK	J	к	٩	ā
L	н	x	х	х	н	L
н	L	×	х	х	L	н
L	L	×	x	x	HŤ	HT
н	н	1	L	L	ao	ā0
н	н	1	н	L	н	L
н	н	· +	L	н	L	н
н	н	1	н	н	TOG	
н	н	н	x	x	00	ā

t This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) Invel

PRODUCTION DATA This document contains information current as of publication data. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



3

TTL DEVICES

TYPES SN54H78, SN54L78, SN74H78 DUAL J-K FLIP-FLOPS WITH PRESET, COMMON CLOCK, AND COMMON CLEAR



'L78





ų

TEXAS VI INSTRUMENTS POST OFFICE BOX 225012 • DALLAS, TEXAS 75265



TYPES SN54H78, SN54L78, SN54LS78A, SN74H78, SN74LS78A DUAL J-K FLIP-FLOPS WITH PRESET, COMMON CLOCK, AND COMMON CLEAR



logic symbols



Pin numbers shown on logic notation are for D, J or N packages.

schematics of inputs and outputs





'L\$78A

s

1J

1K

TTL DEVICES

3

(13)

(12) 10

(8) 20

(9) 20

3-321

Ų TEXAS V INSTRUMENTS POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

'H78

TYPE SN54H78, SN54L78, SN54LS78A, SN74H78, SN74LS78A DUAL J-K FLIP-FLOPS WITH PRESET, COMMON CLOCK, AND COMMON CLEAR



Texas Instruments POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

-

3-322

TYPES SN54H78, SN74H78 DUAL J-K FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

recommended operating conditions

_				SN54H78		1	SN74H7	8	
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	v
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
юн	High-level output current				- 0.5			- 0.5	mA
IOL	Low-level output current				20			20	mA
		CLK high	12			12			
tw	Pulse duration	CLK low	28			28			ns
		CLR or PRE low	16			16			
t _{su}	Setup time before CLK †	data high or low	0			0			ns
th	Hold time-data after CLK↓		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°c

electrical characteristics over recommended of	operating free-air	temperature range	(unless otherwise noted)

_						SN54H7	8		8	UNIT	
PARA	METER	TEST	CONDITIONS		MIN	TYPI	MAX	MIN	TYPİ	MAX	UNIT
VIK		V _{CC} = MIN,	I ₁ = − 8 mA				- 1.5			- 1.5	V
∨он		V _{CC} = MIN, I _{OH} = - 0.5 mA	V _{IH} = 2 V,	V _{IL} ≈ 0.8 V,	2.4	3.4		2.4	3.4		v
Vol		$V_{CC} = MIN,$ $I_{OL} = 20 \text{ mA}$	V _{IH} = 2 V,	V _{IL} = 0.8 V,		0.2	0.4		0.2	0.4	v
1	1.1. (a) (a) (a)	V _{CC} = MAX,	V _I = 5.5 V				1			1	mΑ
	J or K						50			50	
чн	CLR	V _{CC} = MAX,	V1 = 2.4 V				200			200	μA
	PRE or CLK	1				100			100		
	J or K						- 2			- 2	
	CLR*	1					- 8			- 8	
ΊL	PRE*	V _{CC} = MAX,	V _I = 0.4 V				- 4			- 4	mA
	CLK	1					- 4			- 4	
os§		V _{CC} = MAX			- 40		- 100	- 40		- 100	mA
Icc		V _{CC} = MAX,	See Note 2			16	25		16	25	mA

- 1

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. §Not more than output should be shorted at a time, and the duration of the short circuit should not exceed one second.

*Clear is tested with preset high and preset is tested with clear high. NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MłN	ТҮР	MAX	UNIT
fmax				25	30		MHz
^t PLH	CLR or PRE				6	13	ns
^t PHL	CLR or PRE	uoru	$R_{L} = 280 \Omega$, $C_{L} = 25 pF$		12	24	ns
tPLH		Q or Q			14	21	ns
TPHL	CLK	Q or Q			22	27	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.



3-323

_ _ _ _

TYPE SN54L78 DUAL J-K FLIP-FLOPS WITH PRESET, COMMON CLOCK, AND COMMON CLEAR

recommended operating conditions

1

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
	High-level input voltage		2			V
		Clock input			0.6	
VIL	Low-level input voltage	All other inputs			0.7	
юн	High-level output current				- 0.1	mA
IOL	Low-level output current				2	mA
		CLK high or low	200			ns
t _w	Pulse duration	CLR or PRE low	100			115
t _{su}	Setup time before CLK t		0			ns
th	Hold time-data after CLK ↓		0			ns
Тд	Operating free-air temperature		- 55		125	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

F	PARAMETER	T	TES	CONDITIONS		MIN	TYP	MAX	UNIT
Voн		V _{CC} = MIN,	V _{IH} = 2 V,	VIL = MAX,	IOH = - 0.1 mA	2.4	3.3		v
VOL		VCC = MIN,	V _{IH} = 2 V,	VIL = MAX,	IOL = 2 mA		0.15		V
	J or K							0.1	
4	PRE	V _{CC} = MAX,	Vi = 5.5 V			0.2			mA
l .	CLK or CLR							0.4	
	J or K							10	
	CLR	1						40	
Чн	PRE	V _{CC} = MAX,	$V_1 = 2.4 V$					20	μA
	CLK	1						- 400	
<u> </u>	J or K						-	- 0.18	
46	PRE	V _{CC} = MAX,	V1 = 0.3 V				-	0.36	mA
	CLK or CLR							- 0.72	1
los		V _{CC} = MAX				- 3		- 15	mA
1cc		V _{CC} = MAX,	See Note 2				0.76	1.44	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

All typical values are $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement the clock input is grounded.

switching characteristics, V_{CC} = 5 V, T_A = 25° C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	мах	UNIT					
fmax				2.5	3		MHz					
^t PLH	PRE or CLR	QorQ			35	75	ns					
	PRE or CLR (CLK high)	a or Q	a or Q	a or Q	A	A	A	$R_1 = 4 k\Omega$, $C_1 = 50 pF$		60	150	ns
^t PHL	PRE or CLR (CLK low)				$R_L = 4 k\Omega$, $C_L = 50 pF$			200	113			
^t PLH				10	35	75	ns					
TPHL	CLK	Q or Q		10	60	150						

NOTE 3: See General Information Section for load circuits and voltage waveforms.



3

TTL DEVICES

TYPES SN54LS78A, SN74LS78A DUAL J-K FLIP-FLOPS WITH PRESET, COMMON CLOCK, AND COMMON CLEAR

recommended operating conditions

			SN54LS78A			SN74LS78A			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.75	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage			- 010 	0.7			0.8	V
юн	High-level output current				- 0.4			- 0.4	mA
IOL	Low-level output current				4			8	mA
fclock	Clock frequency		0		30	0	Malerie 201	30	MHz
	Pulse duration	CLK high	20			20			ns
tw		PRE or CLR low	25			25			
	Setup time before CLK 4	data high or low	20			20			
tsu		PRE or CLR inactive	20	-		20		are en est	ns
1h	Hold time-data after CLK			2		0			ns
TA	Operating free-air temperature		- 55	6	125	0	0.210/00.02	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]		S	SN54LS78A			SN74LS78A			1															
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT																
VIK		V _{CC} = MIN,	11 = - 18 mA				1.5			- 1.5	v															
∨он		V _{CC} = MIN, I _{OH} = - 0.4 mA	V _{1H} = 2 V,	V _{IL} = 0.7 V,	2.5	3.4					v]														
		V _{CC} = MIN, I _{OH} = ~ 0.4 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,				2.7	3.4																	
VOL		V _{CC} = MIN, I _{OL} = 4 mA	VIL = MAX,	V _{IH} = 2 V,		0.25	0.4		0.25	0.4	v.															
		V _{CC} = MIN, I _{OL} = 8 mA	VIL = MAX,	V _{IH} = 2 V,					0.35	0.5		ľ														
	J or K			and a second			0.1			0.1		1														
	CLR	V _{CC} = MAX,	V1 = 7 V				0.6			0.6	mA															
lj –	PRE	VCC - MAA,	v1 - 7 v	v1-7 v	v1-7 v	v1- / v	v1- / v	v1-7 v	v1-7v	v1- / v	v1- / v	v1- / v	v1- / v	v1-7 v	v1-7 v	v1 - 7 v	v1- / v				0.3			0.3		
	CLK		100000.000				0.8			0.8																
	J or K		V ₁ = 2.7 V				20			20		1														
	CLR	Vec - MAX				222	120	-		120	μA															
Чн	PRE	ACC - MICV'					60			60																
	CLK			- 208/153			160			160		1														
հե	J or K	V _{CC} = MAX, V _I = 0.4 V					- 0.4			- 0.4																
	CLR								- 1.6	mA																
	PRE		v1 - 0.4 v	v1-0.4 v			- 0.8		1.551	- 0.8																
	CLK						- 1.6			- 1.6		-														
los§		V _{CC} = MAX,	See Note 4		- 20		- 100	- 20		- 100	mA															
ICC		VCC = MAX,	See Note 2			4	6		4	6	mA															

t For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 ξ All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}$ C. § Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is

grounded. NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V₀ = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.



3-325

TYPES SN54LS78A, SN74LS78A DUAL J-K FLIP-FLOPS WITH PRESET, COMMON CLOCK, AND COMMON CLEAR

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	MIN	түр	мах	UNIT	
fmax					30	45		MHz
^t PLH	PRE, CLR or CLK	Q or Q	RL = 2 kΩ,	CL = 15 pF		15	20	ns
tPHL						15	20	ńs

NOTE 3: See General Information Section for load circuits and voltage waveforms.

M TTL DEVICES

TEXAS

3-326

.