

# SN5472, SN54H72, SN54L72, SN7472, SN74H72

AND-Gated J-K Master-Slave Flip-Flops with Preset and Clear

These J-K flip-flops are based on the master-slave principle and each has AND gate inputs for entry into the master section which are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. Logical state of J and K inputs must not be allowed to change when the clock pulse is in a high state. The SN5472, SN54H72, and the SN54L72 are characterized for operation over the full military temperature range of -55°C to 125°C while the SN7472 and the SN74H72 are characterized for operation from 0°C to 70°C.

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

# **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

TYPES SN5472, SN54H72, SN54L72,

- Package Options Include Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

These J-K flip-flops are based on the master-slave principle and each has AND gate inputs for entry into the master section which are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows:

- 1. Isolate slave from master
- Enter information from AND gate inputs to master
- 3. Disable AND gate inputs
- 4. Transfer information from master to slave

Logical state of J and K inputs must not be allowed to change when the clock pulse is in a high state.

The SN5472, SN54H72, and the SN54L72 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to 125°C. The SN7472 and the SN74H72 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE

	INP	UTS			OUTPUT		
PRE	CLR	CLK	J	K	Q	ā	
L	н	X	×	×	н	L	
Н	L	X	×	×	L	н	
L	L	×	x	x	НŤ	H <sup>†</sup>	
н	н	$\mathbf{r}$	L	L	$\alpha_0$	$\overline{a}_0$	
н	н	л	н	L	н	L	
н	н	л	L	н	L	н	
н	н	J.	н	н	TOG	GLE	

<sup>†</sup> This configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

SN5472, SN54H72, SN54L72 . . . J PACKAGE SN7472, SN74H72 . . . J OR N PACKAGE

#### (TOP VIEW)


NC [	1	U14 V	c
CLR	2	13 P	RE
J1 🗆	3	1200	LK
J2 🗆	4	11 K	3
J3 🗀	5	10 K	2
₫□	6	9 🗖 K	.1
GND	7	8 0	L

# SN5472, SN54H72 . . . W PACKAGE (TOP VIEW)

1	110	h	КЗ
	J 14		
2	13		K2
3	12	Þ	Q
4	11	þ	GND
5	10	þ	ā
6	9		J3
7	8		J2
	1 2 3 4 5 6 7	1 U 14 2 13 3 12 4 11 5 10 6 9 7 8	2 13 3 12

NC - No internal connection

### logic symbol



Pin numbers shown are for J and N packages.

#### positive logic


$$J = J1 \cdot J2 \cdot J3$$


$$K = K1 \cdot K2 \cdot K3$$





ск


TTL DEVICES














absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note	1)	7 V
Input voltage		55 V
Operating free-air temperature:	SN54'	-55°C to 125°C
	SN74'	
Storage temperature range		-65°C to 150°C
NOTE 1: Voltage values are with respect to		

'H72

'L72

## **TYPES SN5472, SN7472** AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR

#### recommended operating conditions

				SN547	2		SN7472	2	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
$V_{IH}$	High-level input voltage	2			2			V	
VIL	Low-level input voltage			8.0			0.8	٧	
ЮН	High-level output current				- 0.4			- 0.4	mA
IOL	Low-level output current				16			16	mA
		CLK high	20			20			
tw	Pulse duration	CLK low	47			47	Philip a		ns
		PRE or CLR	25	110		25		-0.23	
tsu	Input setup time before CLK†		0	372		0			ns
t <sub>h</sub>	Input hold time-data after CLK I		0			0			ns
TA	Operating free-air temperature		- 55		125	0	-	70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DΛ	RAMETER	TEST CONDITIONS †	SN547	2		SN7472	2		
PA	NAME IER	TEST CONDITIONS	MIN TYP\$	MAX	MIN	TYP‡	MAX	דומט	
$V_{IK}$		V <sub>CC</sub> = MIN, I <sub>I</sub> = - 12 mA		1.5			- 1,5	٧	
VОН		$V_{CC} = MIN$ , $V_{IH} = 2 V$ , $V_{IL} = 0.8 V$ , $I_{OH} = -0.4 \text{ mA}$	2.4 3.4		2.4	3.4		V	
VOL		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA	0.2	0.4		0.2	0.4	V	
1)		V <sub>CC</sub> - MAX, V <sub>I</sub> = 5.5 V		1	-		1	mA	
100	J or K	VMAY V - 2.4 V		40	_		40	40	
ΉН	All other	V <sub>CC</sub> = MAX. V <sub>1</sub> = 2.4 V	80				80	μА	
	J or K	VMAY - V - 0.4 V		- 1.6			- 1.6		
ΙΙL	All other	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		- 3.2			- 3.2	mA	
loss		V <sub>CC</sub> = MAX	- 20	- 57	- 18	HT 538	- 57	mA	
lcc		V <sub>CC</sub> = MAX, See Note 2	10	20		10	20	mA	

- <sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. <sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . § Not more than one output should be shorted at a time.

- NOTE 2: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

## switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	PRE or CLR		11	15	20		MHz
<sup>t</sup> PLH		Q or $\overline{\mathbf{Q}}$			16	25	ns
†PHL	THE OF CEN	u or u	$R_L = 400 \Omega$ , $C_L = 15 pF$		25	40	ris
tPLH .	CLK	Q or Q			16	25	ns
<sup>†</sup> PHL		u or u			25	40	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.

# TYPES SN54H72, SN74H72 AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR

### recommended operating conditions

				SN54H7	2		SN74H7	2	
			MIN	NOM	MAX	MIN	NOM	MAX	רואט
vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
$v_{IH}$	High-level input voltage		2			2		0,20	Ť
VIL	Low-level input voltage	Low-level input voltage			0.8	-		0.8	l v
ЮН	High-level output current				- 0.5	-		- 0.5	mA.
loL	Low-level output current		+		20	-		20	mA mA
		CLK high	12			12			mA
$t_{\mathbf{W}}$	Pulse duration	CLK low	28			28			ns
		CLR or PRE	16			16			113
t <sub>su</sub>	Setup time, before CLK↑	data high or low	0			0			ns
th	Hold time-data after CLK↓		0			-			
TA	Operating free-air temperature		- 55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †		SN54H7	2		SN74H7	2	
	TEST GOIVELTIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	$V_{CC} = MIN$ , $I_1 = -8 \text{ mA}$			- 1.5			- 1.5	V
v <sub>OH</sub>	$V_{CC} = MIN$ , $V_{IH} = 2 V$ , $V_{IL} = I_{OH} = -0.5 \text{ mA}$	0.8 V,	3.4		2.4	3.4		v
VOL	$V_{CC} = MIN$ , $V_{IH} = 2 V$ , $V_{IL} = I_{OL} = 20 \text{ mA}$	0.8 V,	0.2	0.4		0.2	0.4	v
1	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1			1	mA
J, K or CLK	V <sub>CC</sub> = MAX, V <sub>1</sub> = 2.4 V			50			50	_
PRE or CLR★	VCC			100			100	μA
J, K or CLR	V <sub>CC</sub> = MAX, V <sub>1</sub> = 0.4 V			- 2			- 2	
PRE or CLR★	700 11174, 17 - 0.4 1			- 4			-4	mA
los §	V <sub>CC</sub> = MAX	40		- 100	- 40		- 100	mA
lcc	V <sub>CC</sub> = MAX, See Note 2		16	25		16	25	mA

- † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- T For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

  \$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .

  \$ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

  \* Clear is tested with preset high and preset is tested with clear high.

  NOTE 2: With all outputs open,  $I_{CC}$  is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock input is

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
fmax				25	30		MHz
<sup>t</sup> PLH	PRE or CLR	Q or $\overline{\mathbb{Q}}$			6	13	ns
<sup>t</sup> PHL		4014	$R_L = 280 \Omega$ , $C_L = 25 pF$		12	24	ns
<sup>t</sup> PLH	CLK				14	21	ns
<sup>t</sup> PHL					22	27	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.

# TYPE SN54L72 AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage	-	4.5	5	5.5	٧
High-level input voltage		2			٧
Law level input voltage	Clock input			0.6	v
Low-level input voltage	All other inputs			0,7	1 °
High-level output current	•			- 0.1	mA
Low-level output current		T		2	mA
Pulse duration	CLK high or low	200			
Pulse duration	PRE or CLR low	100			ns
Setup time before CLK †		0			ns
Hold time, data after CLK ↓		0			ns
Operating free-air temperature		- 55		125	°c
	High-level input voltage  Low-level input voltage  High-level output current  Low-level output current  Pulse duration  Setup time before CLK †  Hold time, data after CLK ↓	High-level input voltage  Low-level input voltage  Clock input All other inputs  High-level output current  Low-level output current  Pulse duration  CLK high or low PRE or CLR low  Setup time before CLK 1  Hold time, data after CLK ↓	Supply voltage	Supply voltage	Supply voltage

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER		TES	TCONDITIONS	†	MIN	TYP‡	MAX	UNIT
Voн		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	VIL = MAX,	I <sub>OH</sub> = - 0.1 mA	2.4	3.3		V
VOL		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	VIL = MAX,	I <sub>OL</sub> = 2 mA		0.15	0.3	V
	J or K	V <sub>CC</sub> = MAX,	V E E V					0.1	mA
ч	All other	ACC - MINY	V   - 5.5 V					0.2	l ma
-	J or K							10	
ын	PRE or CLR	V <sub>CC</sub> = MAX,	$V_1 = 2.4 \text{ V}$					20	μА
	CLK							- 200	
	J or K	V MAY	V =0.2.V			L		- 0.18	^
IJĽ	All other	V <sub>CC</sub> = MAX,	VI = 0.3 V					<b>− 0.36</b>	mA
los		V <sub>CC</sub> = MAX				-3		- 15	mA
lcc		V <sub>CC</sub> = MAX,	See Note 2				0.76	1.44	mA.

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
f <sub>max</sub>					2.5	3		MHz
<sup>t</sup> PLH	PRE or CLR	Q or Q				35	75	ns
tPHL	PRE or CLR (CLK high)	ā or a	R <sub>L</sub> = 4 kΩ, C <sub>L</sub> = 50 pF	C <sub>L</sub> = 50 pF		60	150	ns
	PRE or CLR (CLK low)						200	
<sup>t</sup> PLH	CLK	QorQ		10	35	75	ns	
<sup>t</sup> PHL					10	60	150	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.