

RoHS

Free

# 16-Channel, 8-Bit PWM LED Driver with I<sup>2</sup>C Compatible and 2-wire Serial Interface

# BD7844AEFV

# General Description

BD7844AEFV is LED Display Driver. It can control 16ch Nch Open Drain output for LED drive. It can control the luminance of the LEDs by the setting of the internal register, with 256 steps PWM control. It supports  $I^2C$  interface. HTSSOP-B28 (with Back-side metal for heat radiation) package.

#### Features

- 16ch × 80mA (Absolute Maximum Rating)
- Conforming to I<sup>2</sup>C -bus I/F (1MHz Fast mode Plus)
- Either of interactive or single direction can be selected with the I2CSEL pin. (2MHz clock frequency on single direction)
- Independent setting of output brightness is possible by register setting for each channel. (PWM 256 steps)
- Built-in thermal shutdown (TSD) circuit
- Built-in power-on reset circuit

#### •Key Specifications

- Operating power supply voltage range: 4.5V to 5.5V
- LED output terminal current: 80mA (Max.)
- Operating temperature range: -40°C to +85°C

Package W(Typ.) x D(Typ.) x H(Max.)




HTSSOP-B28 9.70mm x 6.40mm x 1.00mm


## Applications

LED indicators and illuminators of Home appliance, LED Signboards, Large LED Displays, Traffic Signboards, Amusement, hobby, etc.

# Typical Application Circuit



# ●Pin Configuration [TOP VIEW]



OProduct structure : Silicon monolithic integrated circuit OThis product is not designed protection against radioactive rays

# TSZ02201-0G3G0CZ00310-1-2 15.Oct.2012 Rev.001

# ● Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Ratings	Unit
Power supply voltage	VDDMAX	-0.3 to 7.0	V
Output terminal voltage *1	VOUTMAX	-0.3 to 20.0	V
Output terminal current <sup>*1</sup>	IOUTMAX	80 <sup>*3</sup>	mA/ch
Logic input terminal voltage *2	VINMAX	-0.3 to VDD+0.3 $\leq$ 7.0	V
		1.45 *4	W
Permissible dissipation	Pd	4.70 <sup>*5</sup>	W
Operating temperature range	Topr	<b>-</b> 40 to 85	°C
Storage temperature range	Tstr	-55 to 150	°C
Junction temperature	Tjmax	150	°C

Please be careful that the anti-radiation design is not applied to this IC. \*1) OUT0, OUT1, OUT2, OUT3, OUT4, OUT5, OUT6, OUT7, OUT8, OUT9, OUT10, OUT11, OUT12, OUT13, OUT14, OUT15

\*2) I2CSEL, A0, A1, A2, A3, RESETB, SCL, SDA

\*3) Please take the IC's power consumption & permissible dissipation into consideration before using it.

\*4) Mounted on ROHM standard board (one layer),

Ta=25°C or more, it is reduced with 11.6mW/°C.

\*5) Mounted on ROHM standard board (four layer)

Ta=25°C or more, it is reduced with 37.6mW/°C.

# ● Recommended Operating Ratings (Ta=-40 to 85°C)

Parameter	Symbol	Ratings	Unit	Conditions
Power supply voltage	VDD	4.5 to 5.5	V	
High level input voltage	VIH	VDDx0.7 to VDD	V	SDA,SCL,RESETB,
Low level input voltage	VIL	0 to VDDx0.3	V	I2CSEL,A0,A1,A2,A3
Low level output current	IOL	0 to 30	mA	SDA

# ●Electrical Characteristics (Unless otherwise specified, Ta=25°C, VDD=5.0V, GND=0V)

Parameter	Symbol	Limits			Unit	Conditions	
Faranieter	Symbol	Min.	Тур.	Max.	Unit	Conditions	
VDD Circuit current1(All ch OFF)	IDD1	—	8.7	11.9	mA	Input pin fixed	
VDD Circuit current2(All ch full ON)	IDD2	—	9.5	13.0	mA	Input pin fixed	
Input/Output leak current	ILEAK1	_	_	1.0	μA	SDA,SCL,A0,A1,A2,A3 Input voltage = VDD or output voltage = GND	
Pull Up Resistor	RRSTB	30	60	90	kΩ	RESETB	
Full OP Resistor	RI2C	55	110	165	kΩ	I2CSEL	
Output pin leak current	ILEAK2	_	_	1.0	μA	OUT0 to OUT15 VOUT = 20V	
Power On Reset voltage	VPOR	—	2.4	—	V		
Low level output current	IOL	30	—	—	mA	SDA VOL = 0.4V	
Low level output voltage	VOL	_	200	550	mV	OUT0 to OUT15 IOUT = 80mA	
Resistor at ON	RON	_	2.5	6.875	Ω	OUT0 to OUT15 IOUT = 80mA	
Input capacitance	Ci	_	6	_	pF	SCL,RESETB,I2CSEL, A0,A1,A2,A3	
I/O capacitance	Cio	_	12	—	pF	SDA	

# ●Logic signal timing specification (Unless otherwise specified, Ta=25°C, VDD=5.0V, GND=0V)

Deremeter	Sympol	Limits			Unit	Conditions	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions	
SCL Clock frequency 1	f <sub>SCL1</sub>	-	-	1.0	MHz	I2CSEL=H : SDA=I/O	
SCL Clock frequency 2	f <sub>SCL2</sub>	-	-	2.0	MHz	I2CSEL =L : SDA=input	
Bus free time between a STOP and START condition <sup>*1</sup>	t <sub>BUF</sub>	500	-	-	ns		
Hold time (repeated) START condition. After this period, the first clock is generated	t <sub>HD;STA</sub>	260	-	-	ns		
Set-up time for a repeated START condition	t <sub>SU;STA</sub>	260	-	-	ns		
Set-up time for STOP condition	t <sub>SU;STO</sub>	260	-	-	ns		
SDA Data hold time	t <sub>HD;DAT</sub>	0	-	-	ns		
SDA data valid acknowledge time *2	t <sub>VD;ACK</sub>	-	-	450	ns	I2CSEL =H : SDA=I/O	
SDA data valid time *3	t <sub>VD;DAT</sub>	-	-	450	ns	I2CSEL =H : SDA=I/O	
SDA Data set-up time	t <sub>SU;DAT</sub>	50	-	-	ns		
SCL clock low period1	t <sub>LOW1</sub>	500	-	-	ns	I2CSEL =H : SDA=I/O	
SCL clock high period1	t <sub>HIGH1</sub>	260	-	-	ns	I2CSEL =H : SDA=I/O	
SCL, SDA fall time1	t <sub>f1</sub>	-	-	120	ns	I2CSEL =H : SDA=I/O	
SCL, SDA rise time1	t <sub>r1</sub>	-	-	120	ns	I2CSEL =H : SDA=I/O	
SCL clock low period2	t <sub>LOW2</sub>	230	-	-	ns	I2CSEL =L : SDA=input	
SCL clock high period2	t <sub>HIGH2</sub>	250	-	-	ns	I2CSEL =L : SDA=input	
SCL, SDA fall time2	t <sub>f2</sub>	-	-	50	ns	I2CSEL =L : SDA=input	
SCL, SDA rise time2	t <sub>r2</sub>	-	-	50	ns	I2CSEL =L : SDA=input	
Pulse width of spikes which must be suppressed by SCL, SDA filter	t <sub>SP</sub>	-	50	-	ns		
Reset pulse width *4	t <sub>W</sub>	-	10	-	ns		

\*1) Keep more than 100 $\mu s$  Bus free time after power on.

\*2) tVD;ACK :Time for acknowledge signal from SCL='L' to SDA(output)='L'

\*3) tVD;DAT :Time for from SCL='L' to SDA valid data output


\*4) Miss-operation is likely to happen with reset in accessing  $\ \mbox{I}^2\mbox{C}$  bus.

# Pin Descriptions


Pin No	Din Nome	I/O	Pull up	Unused	ESD	Diode	Functions
PIN NO	Pin Name	1/0	Register	Terminal setting	For Power	For Ground	Functions
1	I2CSEL	Ι	110kΩ	GND	VDD	GND	I <sup>2</sup> C access mode select for SDA (H: I/O, L: Input only)
2	A0	I	-	GND	VDD	GND	Slave address setting
3	A1	I	-	GND	VDD	GND	Slave address setting
4	A2	I	-	GND	VDD	GND	Slave address setting
5	A3	Ι	-	GND	VDD	GND	Slave address setting
6	OUT0	0	-	GND	-	GND	Open Drain output
7	OUT1	0	-	GND	-	GND	Open Drain output
8	OUT2	0	-	GND	-	GND	Open Drain output
9	OUT3	0	-	GND	-	GND	Open Drain output
10	GND	-	-	GND	VDD	-	Ground
11	OUT4	0	-	GND	-	GND	Open Drain output
12	OUT5	0	-	GND	-	GND	Open Drain output
13	OUT6	0	-	GND	-	GND	Open Drain output
14	OUT7	0	-	GND	-	GND	Open Drain output
15	OUT8	0	-	GND	-	GND	Open Drain output
16	OUT9	0	-	GND	-	GND	Open Drain output
17	OUT10	0	-	GND	-	GND	Open Drain output
18	OUT11	0	-	GND	-	GND	Open Drain output
19	GND	-	-	GND	VDD	-	Ground
20	OUT12	0	-	GND	-	GND	Open Drain output
21	OUT13	0	-	GND	-	GND	Open Drain output
22	OUT14	0	-	GND	-	GND	Open Drain output
23	OUT15	0	-	GND	-	GND	Open Drain output
24	GND	-	-	GND	VDD	-	Ground
25	RESETB	I	60kΩ	GND	VDD	GND	Reset input pin (L: reset, H: reset cancel)
26	SCL	I	-	GND	-	GND	Serial clock input pin
27	SDA	I/O	-	GND	-	GND	Serial data I/O pin
28	VDD	-	-	GND	-	GND	Power supply
-	Thermal PAD	-	-	GND	VDD	-	Heat radiation PAD of back side Connect to GND

\* Please connect the unused LED pins to the ground. \* It is prohibition to set the registers for unused LED.

# Block Diagram



## Notes on using BD7844AEFV



output terminal from OUT0 to OUT15. Output terminal current ILEDmax formulate by the following.

transmitted to VDD side as much as possible.

please insert bypass capacitor on VLED wiring as necessary in order to prevent noise of VLED wiring side from being

# • Definition of logic signal timing




Figure 1. Definition of logic signal timing

# Function explaining

1. Slave address

LED driver BD7844AEFV is a slave device. The master device outputs the transmission clock and the transmission data, and BD7844AEFV who is the slave returns the acknowledgement. The master device transmits the slave address of BD7844AEFV following the START condition. Afterwards, BD7844AEFV can be controlled in the command by transmitting the register address and the register data continuously, and doing the transmission completion under the STOP condition. Figure 2 shows basic format (I<sup>2</sup>C) of the control command of BD7844AEFV.





Figure 2. Basic format of control command (I<sup>2</sup>C)

BD7844AEFV has three kinds of slave addresses (for usually, for all calls, and for software reset).

1-1. Usual slave address

Figure 3 shows the slave address of BD7844AEFV. Because an internal pull-up resistor has not placed to the address terminal (A[3:0]) that can be selected with hardware to save power consumption, it is necessary to connect them with high (=VDD) or low (=GND).



it is optional with the address


Figure 3. Usual slave address

The last RW bit of the slave address byte defines the executed operation. Reading is selected when setting it to logic 1, and writing is selected when setting it to logic 0.

Fixed         A3           101         0           101         0           101         0           101         0           101         0           101         0           101         0           101         0	A2 0 0 0 0 1	A1 0 0 1 1	A0 0 1 0 1	R/W R/W R/W R/W	Function Usual 1 Usual 2 Usual 3
101         0           101         0           101         0	0 0 0	0	1 0	R/W	Usual 2
101         0           101         0	0	-	0		
101 0	0	1	-	R/W	Usual 3
		1	1		00000
101 0	1		1	R/W	Usual 4
101 0		0	0	R/W	Usual 5
101 0	1	0	1	R/W	Usual 6
101 0	1	1	0	R/W	Usual 7
101 0	1	1	1	R/W	Usual 8
101 1	0	0	0	R/W	All call
101 1	0	0	1	R/W	Usual 9
101 1	0	1	0	R/W	Usual 10
101 1	0	1	1	0	Software reset
101 1	1	0	0	R/W	Usual 11
101 1	1	0	1	R/W	Usual 12
101 1	1	1	0	R/W	Usual 13
101 1	1	1	1	R/W	Usual 14

Table1. Slave address

- 1-2. Slave address for all call
  - [1011000] is used as a slave address for all call. (Figure 4)



Unavailable in address terminal

Figure 4. Slave address for all call

All BD7844AEFV on the bus can control in the command at the same time by the slave address for all call. It enters the state that can respond to all call when power supply (VDD) is turned on.

It can be selected not to respond when the ALL CALL bit of mode1 register is set to logic "0".

Because the register data is returned from all BD7844AEFV on the bus when the last R/W bit of the slave address byte is set to logic "1" (read) when the slave address for all calls is used, the master cannot read the register data of specific BD7844AEFV.

Please use a usual slave address to read the register data of specific BD7844AEFV.

Take care: Slave address [1011000] for all calls must not use as a usual slave address because it becomes enable when power supply (VDD) is turned on.

#### 1-3. Slave address for software reset

[1011011] is used as a slave address for software reset. (Figure 5)





Figure 5. Slave address for software reset

All BD7844AEFV on the bus can be reset at the same time by the slave address for software reset. It is necessary to use the slave address for software reset with R/W=0. BD7844AEFV doesn't recognize software reset for R/W=1. Please refer to "3-2. Software reset" for details.

Take care: Because slave address [1011011] for software reset is a reserved address, It is not possible to use it as a usual slave address.

#### 2. Register address

After completing the acknowledgement of the slave address, the master device transmits the register address to BD7844AEFV. Figure 6 shows the register address.



Register address

Figure 6. Register address

The auto increment option is specified for MSB 3bit. The address of the register that wants to be controlled is specified for LSB 5bit. Sending register data continuously with the auto increment option in the three high rank bits can continuously set each brightness control register. (Mode1 register cannot be set by the auto increment option.)

The register of BD7844AEFV is shown in Table 2 and the auto increment option is shown in Table 3

Register address(Hex)	Register name	Initial Value after reset	Access	Function
00	PWM0 [7:0]	00h	R/W	Brightness control (256steps) OUT0
01	PWM1 [7:0]	00h	R/W	Brightness control (256steps) OUT1
02	PWM2 [7:0]	00h	R/W	Brightness control (256steps) OUT2
03	PWM3 [7:0]	00h	R/W	Brightness control (256steps) OUT3
04	PWM4 [7:0]	00h	R/W	Brightness control (256steps) OUT4
05	PWM5 [7:0]	00h	R/W	Brightness control (256steps) OUT5
06	PWM6 [7:0]	00h	R/W	Brightness control (256steps) OUT6
07	PWM7 [7:0]	00h	R/W	Brightness control (256steps) OUT7
08	PWM8 [7:0]	00h	R/W	Brightness control (256steps) OUT8
09	PWM9 [7:0]	00h	R/W	Brightness control (256steps) OUT9
0A	PWM10 [7:0]	00h	R/W	Brightness control (256steps) OUT10
0B	PWM11 [7:0]	00h	R/W	Brightness control (256steps) OUT11
0C	PWM12 [7:0]	00h	R/W	Brightness control (256steps) OUT12
0D	PWM13 [7:0]	00h	R/W	Brightness control (256steps) OUT13
0E	PWM14 [7:0]	00h	R/W	Brightness control (256steps) OUT14
0F	PWM15 [7:0]	00h	R/W	Brightness control (256steps) OUT15
1A*	MODE1 [7:0]	03h	R/W	Mode 1 setting

\*MODE1 register cannot be set by the auto increment option.

Table2. Register

Al2	Al1	AI0	Function
0	0	0	Auto increment none
0	0	1	Address auto increment (+1) for brightness control register PWM0 to 15only.
0	1	0	
0	1	1	
1	0	0	
1	0		Prohibited
1	1		
		0	
1	1	1	

Table3. Auto increment option

2-1. PWM0 to PWM15 register data

The brightness of output terminal OUT0 to OUT15 is set by the register data of PWM0(address:00h) to PWM15(address:0Fh).

The PWM brightness control in 256 steps is possible from 00h (complete off) to FFh (complete on). Brightness can formulate by followings (PWM*n*[7:0] means each register value of PWM0-PWM15).

ILED = ILEDmax x PWMn[7:0] / 256 (PWMn[7:0] = 00h-FEh)

ILED = ILEDmax

(PWMn[7:0] = FFh)

2-2. Mode1 registers data

The operation mode of BD7844AEFV is set according to mode1 register (address: 1Ah) data. Table 4 shows the allocation of the bit of mode1 register data.

Bit	Bit name	Access	Value	Function
7	LIMITRESET		0 <sup>*</sup>	Device limitation software reset : off
1	LIWITRESET	R/W	1	Device limitation software reset : on
6	PROTECT0	R/W	0	Please write "0".
0	PROTECTO	r./ v v	-	It is not recognized as Mode1 register data at "1".
5	Reservation	R/W	0 <sup>*</sup>	Please write "0"
5	Reservation	r./ v v	1	Prohibited
4	PWMSLOW	R/W	0 <sup>*</sup>	PWM period is 60kHz
4	PWWSLOW	r./ v v	1	PWM period is 2kHz
3	Reservation	R/W	0 <sup>*</sup>	Please write "0".
3	Reservation		1	Prohibited
2	Decentration	eservation R/W		Please write "0".
Z	2 Reservation		1	Prohibited
1	PROTECT1	R/W	1	Please write "1".
I	FROIECTI	K/W	I	It is not recognized as Mode1 register data at "0".
0		R/W	0	It doesn't respond to the slave address for all call.
0	ALLCALL	r/W	1 <sup>*</sup>	It responds to the slave address for all call.

\*Default value after reset

Table4. Mode1 register (Address: 1Ah) data

Mode1 register data cannot be set by the auto increment option. Please set it alone by the following format. In the correct execution, there should not be device that monopolizes the bus.

## 2-3. Mode1 register data setting procedure

The START condition is sent by the I<sup>2</sup>C bus master.

- 1. The slave address of BD7844AEFV that wants to be set by mode1 register is sent by the master.
- 2. When the slave address is sent and recognized, the master sends mode1 register address [00011010] (1Ah). It is recognized only when LSB 5bit are [11010] and the auto increment option in MSB 3bit are [000].
- 3. When mode1 register address is sent and recognized, the master sends mode1 register data.
- It recognizes it as data only when the data confirmation bit (bit 6=0 and bit1=1) is all correct.
- 4. When correct mode1 register data is sent and recognized, the master sends the STOP condition to end mode1 setting command. Afterwards, LIMITRESET, PWMSLOW, and ALLCALL become effective.

## 3. Reset

BD7844AEFV has four kinds of resets (power on, software, device limitation software, external,).

3-1. Power-on reset

When the power supply is forced to VDD, internal power-on reset maintains BD7844AEFV in the state of reset until VDD reaches Vpor. Reset is liberated at Vpor, and the register and the  $I^2C$  bus state machine of BD7844AEFV are initialized in the state of default.

#### 3-2. Software reset

All BD7844AEFV on the I<sup>2</sup>C bus can be reset in the power supply on condition by software reset. In the correct execution, there should not be device that monopolizes the bus. Software reset is defined as follows.

- 1. The START condition is sent by the  $I^2C$  bus master.
- 2. The slave address for software reset that the R/W bit is set to "0" (write) is sent by the I<sup>2</sup>C bus master.
- 3. Only when it is recognized that the slave address for software reset is [10110110] (B6h), BD7844AEFV executes reset. When the R/W bit is set to logic "1" (read), it is not recognized. Even R/W bit is logic "0" and "1", the acknowledgement is returned. But it is only logic "0" that reset is recognized.
- 4. When the slave address for software reset is sent and recognized, the master sends two bytes with two specific values.
- 5. Byte 1= A5h: BD7844AEFV recognizes only this value. When byte 1 is not A5h, BD7844AEFV doesn't recognize it.
- 6. Byte 2= 5Ah: BD7844AEFV recognizes only this value. When byte 2 is not 5Ah, BD7844AEFV doesn't recognize it.
- 7. The master sends the STOP condition to terminate the software reset command when correct two bytes are sent and it is recognized correctly. Afterwards, BD7844AEFV is reset in the power supply on condition.
- 3-3. Device limitation software reset

Only BD7844AEFV selected in the slave address can be reset in the power supply on condition by making the LIMITRESET bit of the Mode1 register logic 1.

#### 3-4. External reset

External reset is executed by maintaining RESETB terminal for the period of minimum  $t_W$ . The register and the  $I^2C$  bus state machine of BD7844AEFV is maintained in the state of default until becoming RESETB input becomes "H" level.

Take care: Please connect the RESETB terminal with "H", when you do not use an active connection.

#### 4. I2CSEL function

It can be set that the SDA terminal accepts only the input by connecting the I2CSEL terminal with "L".

Take care: Because the acknowledge and reading data of the register is not returned to the master device, control software for I<sup>2</sup>C cannot be used as it is.

• Power dissipation (On the ROHM's standard board)




Figure 7. Power dissipation

# Operational Notes

#### 1. Absolute Maximum Ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down devices, thus making impossible to identify breaking mode such as a short circuit or an open circuit. If any special mode exceeding the absolute maximum ratings is assumed, consideration should be given to take physical safety measures including the use of fuses, etc.

## 2. Power supply and ground line

Design PCB pattern to provide low impedance for the wiring between the power supply and the ground lines. Pay attention to the interference by common impedance of layout pattern when there are plural power supplies and ground lines. Especially, when there are ground pattern for small signal and ground pattern for large current included the external circuits, please separate each ground pattern. Furthermore, for all power supply pins to ICs, mount a capacitor between the power supply and the ground pin. At the same time, in order to use a capacitor, thoroughly check to be sure the characteristics of the capacitor to be used present no problem including the occurrence of capacity dropout at a low temperature, thus determining the constant.

#### 3. Ground voltage

Make setting of the potential of the ground pin so that it will be maintained at the minimum in any operating state. Furthermore, check to be sure no pins are at a potential lower than the ground voltage including an actual electric transient.

- 4. Short circuit between pins and erroneous mounting In order to mount ICs on a set PCB, pay thorough attention to the direction and offset of the ICs. Erroneous mounting can break down the ICs. Furthermore, if a short circuit occurs due to foreign matters entering between pins or between the pin and the power supply or the ground pin, the ICs can break down.
- 5. Operation in strong electromagnetic field Be noted that using ICs in the strong electromagnetic field can malfunction them.

6. Input pins

In terms of the construction of IC, parasitic elements are inevitably formed in relation to potential. The operation of the parasitic element can cause interference with circuit operation, thus resulting in a malfunction and then breakdown of the input pin. Therefore, pay thorough attention not to handle the input pins, such as to apply to the input pins a voltage lower than the ground respectively, so that any parasitic element will operate. Furthermore, do not apply a voltage to the input pins when no power supply voltage is applied to the IC. In addition, even if the power supply voltage is applied, apply to the input pins a voltage lower than the power supply voltage or within the guaranteed value of electrical characteristics.

7. External capacitor

In order to use a ceramic capacitor as the external capacitor, determine the constant with consideration given to a degradation in the nominal capacitance due to DC bias and changes in the capacitance due to temperature, etc.

8. Thermal shutdown circuit (TSD)

This LSI builds in a thermal shutdown (TSD) circuit. When junction temperatures become detection temperature or higher, the thermal shutdown circuit operates and turns a switch OFF. The thermal shutdown circuit, which is aimed at isolating the LSI from thermal runaway as much as possible, is not aimed at the protection or guarantee of the LSI. Therefore, do not continuously use the LSI with this circuit operating or use the LSI assuming its operation.

9. Thermal design

Perform thermal design in which there are adequate margins by taking into account the permissible dissipation (Pd) in actual states of use.

#### 10. About the pin for the test, the un-use pin Prevent a problem from being in the pin for the test and the un-use pin under the state of actual use. Please refer to this Datasheet. And, as for the pin that doesn't specially have an explanation, ask our company person in charge.

11. About the rush current

For ICs with more than one power supply, it is possible that rush current may flow instantaneously due to the internal powering sequence and delays. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of wiring.


#### Status of this document

The Japanese version of this document is formal specification. A customer may use this translation version only for a reference to help reading the formal version.

If there are any differences in translation version of this document formal version takes priority.

# Marking Diagram

Part Number



А

4

Е

Package

F


EFV:HTSSOP-B28

V

\_

Physical Dimension Tape and Reel Information





# BD7844AEFV

В

Ordering Information

D

7

8

4

Packaging and forming specification E2: Embossed tape and reel

E 2

# Revision History

Date	Revision	Changes
15.Oct.2012	001	New Release

# Notice

## Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment <sup>(Note 1)</sup>, transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

JAPAN	USA	EU	CHINA	
CLASSⅢ		CLASS II b		
CLASSⅣ	CLASSⅢ	CLASSⅢ	CLASSII	

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [C] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

# **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

#### **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

### **Precaution for Product Label**

QR code printed on ROHM Products label is for ROHM's internal use only.

#### Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

#### Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
- 2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

## **Other Precaution**

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

# **General Precaution**

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.