

## TP65H070G4LSGEA

650V SuperGaN® GaN FET in PQFN (source tab)

### Description

The TP65H070G4LSGBEA 650V, 72mΩ Gallium Nitride (GaN) FET is a normally-off device using Renesas' Gen IV platform. It combines a high-voltage GaN HEMT with a low-voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.


### Benefits

- Superior normally off architecture with D-mode GaN HEMT
- Compatible with standard silicon
- Enhanced noise immunity with a 4V threshold voltage with no negative gate drive required
- Enables high-efficiency, high power density, and reliable power conversion
- Facilitates cost-effective GaN adoption reducing system size, weight, and costs

### Product and Schematic Diagrams



TP65H070G4LSGEA PQFN



Cascode Schematic Symbol

Cascode Device Structure

(MOSFET has integrated ESD Protection Circuit)

### Features

- Gen IV technology
- JEDEC-qualified GaN technology
- Dynamic R<sub>Ds(on)eff</sub> production tested
- Robust design, defined by
  - Transient over-voltage capability
  - Operation with E-mode gate drivers without need for Zener protection.
- Zero reverse recovery charge
- Reduced crossover loss
- RoHS compliant and Halogen-free packaging

### Applications

- Consumer and industrial power supply
- Power adapters
- PV Inverter
- Lighting
- UPS
- BESS



### Key Specifications

V <sub>DS</sub> (V)	650
V <sub>DSS(TR)</sub> (V)	800
R <sub>Ds(on)</sub> (mΩ) maximum <sup>[1]</sup>	85
Q <sub>oss</sub> (nC) typical	64
Q <sub>G</sub> (nC) typical	11.9

1. Dynamic RDS(on); see [Figure 21](#) and [Figure 22](#).

## Contents

<b>1. Pin Information .....</b>	<b>3</b>
1.1 Pin Assignments .....	3
1.2 Pin Descriptions.....	3
<b>2. Specifications .....</b>	<b>4</b>
2.1 Absolute Maximum Ratings.....	4
2.2 Thermal Specifications.....	4
2.3 Circuit Implementation .....	5
2.4 Electrical Specifications – Forward Device .....	6
2.5 Electrical Specifications – Reverse Device .....	7
<b>3. Typical Performance Graphs .....</b>	<b>8</b>
<b>4. Test Circuits and Waveforms.....</b>	<b>11</b>
<b>5. Package Outline Drawings .....</b>	<b>12</b>
<b>6. Design Considerations.....</b>	<b>13</b>
<b>7. Related Information .....</b>	<b>13</b>
<b>8. Ordering Information .....</b>	<b>13</b>
<b>9. Revision History .....</b>	<b>13</b>

## Figures

Figure 1. Pin Assignments – Bottom View .....	3
Figure 2. Transient Behavior at Turn-off .....	4
Figure 3. Simplified Half-Bridge Schematic.....	5
Figure 4. Typical Output Characteristics, $T_J = 25^\circ\text{C}$ .....	8
Figure 5. Typical Output Characteristics, $T_J = 150^\circ\text{C}$ .....	8
Figure 6. Typical Transfer Characteristics.....	8
Figure 7. Normalized On-Resistance .....	8
Figure 8. Typical Capacitance .....	8
Figure 9. Typical $C_{oss}$ Stored Energy .....	8
Figure 10. Typical $Q_{oss}$ .....	9
Figure 11. Typical Gate Charge.....	9
Figure 12. Power Dissipation.....	9
Figure 13. Current Derating.....	9
Figure 14. Forward Characteristics of Rev. Diode .....	9
Figure 15. Transient Thermal Resistance .....	9
Figure 16. Safe Operating Area $T_c = 25^\circ\text{C}$ .....	10
Figure 17. Switching Time Test Circuit.....	11
Figure 18. Switching Time Waveform .....	11
Figure 19. Diode Characteristics Test Circuit.....	11
Figure 20. Diode Recovery Waveform .....	11
Figure 21. Dynamic $R_{DS(on)eff}$ Test Circuit.....	11
Figure 22. Dynamic $R_{DS(on)eff}$ Waveform .....	11
Figure 23. Package Outline Drawing – 8 × 8 mm PQFN .....	12

## 1. Pin Information

### 1.1 Pin Assignments



Figure 1. Pin Assignments – Bottom View

### 1.2 Pin Descriptions

Pin Number	Pin Name	Description
1	G	Gate.
2	D	Drain.
3	S	Source.

## 2. Specifications

### 2.1 Absolute Maximum Ratings

$T_c = 25^\circ\text{C}$  unless otherwise stated.

**Caution:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Symbol	Parameter	Minimum	Maximum	Unit
$V_{DSS}$	Drain to source voltage ( $T_J = -55^\circ\text{C}$ to $150^\circ\text{C}$ )	-	650	V
$V_{DSS(\text{TR})}$ , non-repetitive	Transient drain to source voltage, non-repetitive [1]	-	800	
$V_{DSS(\text{TR})}$ , repetitive	Transient drain to source voltage, repetitive [2]	-	750	
$V_{GSS}$	Gate to source voltage	-20	+20	
$P_D$	Maximum power dissipation at $T_C = 25^\circ\text{C}$	-	125	W
$I_D$	Continuous drain current at $T_C = 25^\circ\text{C}$ [3]	-	29	A
	Continuous drain current at $T_C = 100^\circ\text{C}$ [3]	-	18.4	A
$I_{DM}$	Pulsed drain current (pulse width: 10μs)	-	120	A
$T_J$	Junction operating temperature	-55	+150	°C
$T_S$	Storage temperature	-55	+150	°C
$T_{SOLD}$	Reflow soldering temperature [4]	-	260	°C

1. In off-state, spike duration < 30μs, non-repetitive.
2. Off-state, spike duration < 5μs, repetitive.
3. For increased stability at high current operation, see [Circuit Implementation](#).
4. Reflow MSL3.





Figure 2. Transient Behavior at Turn-off

### 2.2 Thermal Specifications

Symbol	Condition	Typical Value	Unit
$R_{\Theta JC}$	Junction-to-case	1	°C/W
$R_{\Theta JA}$	Junction-to-ambient [1]	62	

1. Device on one layer epoxy PCB for source connection (vertical and without air stream cooling, with 6cm<sup>2</sup> copper area and 70μm thickness).

## 2.3 Circuit Implementation



**Figure 3. Simplified Half-Bridge Schematic**

Recommended gate drive: (0V, 12V) with  $R_{G(\text{tot})} = 20\Omega$  [1]

Gate Ferrite Bead (FB1)	Recommended DC Link RC Snubber (RC <sub>DCL</sub> ) [2]
120Ω at 100MHz	4.7nF + 5Ω

1. For bridge topologies only.  $R_g$  could be much smaller in single ended topologies.
2.  $RC_{DCL}$  should be placed as close as possible to the drain pin.

For additional driver configurations/options please see application note [Recommended External Circuitry for Renesas GaN FETs](#).

## 2.4 Electrical Specifications – Forward Device

$T_J = 25^\circ\text{C}$  unless otherwise stated.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
$V_{DSS(\text{BL})}$	Maximum drain-source voltage	$V_{GS} = 0\text{V}$	650	-	-	V
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 0.5\text{mA}$	3.2	4	4.8	V
$\Delta V_{GS(\text{th})/T_J}$	Gate threshold voltage temperature coefficient	-	-	-5.8	-	mV/°C
$R_{DS(\text{on})\text{eff}}$	Drain-source on-resistance <sup>[1]</sup>	$V_{GS} = 12\text{V}, I_D = 18\text{A}$	-	72	85	mΩ
		$V_{GS} = 12\text{V}, I_D = 18\text{A}, T_J = 150^\circ\text{C}$	-	148	-	
$I_{DSS}$	Drain-to-source leakage current	$V_{DS} = 650\text{V}, V_{GS} = 0\text{V}$	-	3	30	μA
		$V_{DS} = 650\text{V}, V_{GS} = 0\text{V}, T_J = 150^\circ\text{C}$	-	12	-	
$I_{GSS}$	Gate-to-source forward leakage current <sup>[2]</sup>	$V_{GS} = 20\text{V}$	-	-	10	μA
	Gate-to-source reverse leakage current <sup>[2]</sup>	$V_{GS} = -20\text{V}$	-	-	-10	
$C_{ISS}$	Input capacitance	$V_{GS} = 0\text{V}, V_{DS} = 400\text{V}, f = 1\text{MHz}$	-	588	-	pF
$C_{OSS}$	Output capacitance		-	64	-	
$C_{RSS}$	Reverse transfer capacitance		-	4	-	
$C_{O(\text{er})}$	Output capacitance, energy related <sup>[3]</sup>	$V_{GS} = 0\text{V}, V_{DS} = 0\text{V to } 400\text{V}$	-	91	-	pF
$C_{O(\text{tr})}$	Output capacitance, time related <sup>[4]</sup>		-	159	-	
$Q_G$	Total gate charge	$V_{DS} = 400\text{V}, V_{GS} = 0\text{V to } 12\text{V}, I_D = 18\text{A}$	-	11.9	-	nC
$Q_{GS}$	Gate-source charge		-	3.5	-	
$Q_{GD}$	Gate-drain charge		-	4.7	-	
$Q_{OSS}$	Output charge	$V_{GS} = 0\text{V}, V_{DS} = 0\text{V to } 400\text{V}$	-	64	-	nC
$t_{D(\text{on})}$	Turn-on delay	$V_{DS} = 400\text{V}, V_{GS} = 0\text{V to } 12\text{V}, I_D = 18\text{A}, R_G = 20\Omega, \text{ZFB} = 120\Omega \text{ at } 100\text{MHz}$ (see Figure 17)	-	18.4	-	ns
$t_R$	Rise time		-	2.6	-	
$t_{D(\text{off})}$	Turn-off delay		-	36	-	
$t_f$	Fall time		-	5	-	

1. Dynamic  $R_{DS(\text{on})}$ , 100% tested; see Figure 21 and Figure 22 for conditions.
2. Including leakage current of the integrated ESD protection circuit.
3. Equivalent capacitance to give same stored energy from 0V to 400V.
4. Equivalent capacitance to give same charging time from 0V to 400V.

## 2.5 Electrical Specifications – Reverse Device

$T_J = 25^\circ\text{C}$  unless otherwise stated.


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
$I_S$	Reverse current	$V_{GS} = 0V, T_C = 100^\circ\text{C}, \leq 25\%$ duty cycle	-	-	18	A
$V_{SD}$	Reverse voltage <sup>[1]</sup>	$V_{GS} = 0V, I_S = 9A$	-	1.5	-	V
		$V_{GS} = 0V, I_S = 18A$	-	2.1	-	
$t_{RR}$	Reverse recovery time	$I_S = 5A, V_{DD} = 400V, di/dt = 1000A/\mu\text{s}$	-	47	-	ns
$Q_{RR}$	Reverse recovery charge <sup>[2]</sup>		-	0	-	nC

1. Includes dynamic  $R_{DS(on)}$  effect.

2. Excludes  $Q_{oss}$ .


### 3. Typical Performance Graphs

$T_c = 25^\circ\text{C}$  unless otherwise stated.




**Figure 4. Typical Output Characteristics,  $T_J = 25^\circ\text{C}$**

Parameter:  $V_{GS}$




**Figure 5. Typical Output Characteristics,  $T_J = 150^\circ\text{C}$**

Parameter:  $V_{GS}$




**Figure 6. Typical Transfer Characteristics**

$V_{DS} = 10\text{V}$ , parameter:  $T_J$




**Figure 7. Normalized On-Resistance**

$I_D = 18\text{A}$ ,  $V_{GS} = 12\text{V}$




**Figure 8. Typical Capacitance**


$V_{GS} = 0\text{V}$ ,  $f = 1\text{MHz}$



**Figure 9. Typical Coss Stored Energy**




**Figure 10. Typical Qoss**




**Figure 11. Typical Gate Charge**

I<sub>DS</sub> = 18A, V<sub>DS</sub> = 400V




**Figure 12. Power Dissipation**




**Figure 13. Current Derating**

Pulse width  $\leq 10\mu\text{s}$ , V<sub>GS</sub>  $\geq 6\text{V}$



**Figure 14. Forward Characteristics of Rev. Diode**

I<sub>S</sub> = f(V<sub>SD</sub>), parameter: T<sub>J</sub>



**Figure 15. Transient Thermal Resistance**




Figure 16. Safe Operating Area  $T_c = 25^\circ\text{C}$

## 4. Test Circuits and Waveforms




Figure 17. Switching Time Test Circuit

For methods to ensure clean switching, see [Circuit Implementation](#)




Figure 18. Switching Time Waveform




Figure 19. Diode Characteristics Test Circuit






Figure 20. Diode Recovery Waveform

Figure 21. Dynamic  $R_{DS(on)eff}$  Test CircuitFigure 22. Dynamic  $R_{DS(on)eff}$  Waveform

## 5. Package Outline Drawings




Figure 23. Package Outline Drawing – 8 × 8 mm PQFN

## 6. Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high-frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Renesas GaN devices, see application note [Printed Circuit Board Layout and Probing for GaN Power Switches](#). The following table provides some practical rules that should be followed during the evaluation.

When Evaluating Renesas GaN Devices:	
DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop.	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout.
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB.	Use long traces in drive circuit, long lead length of the devices.
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points.	Use differential mode probe or probe ground clip with long wire.

## 7. Related Information

The complete technical library of GaN design tools can be found at [Renesas](#):

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

Specific resources include:

- [Printed Circuit Board Layout and Probing for Gan Power Switches](#)
- [Recommendations for Vapor Phase Reflow](#)
- [Recommended External Circuitry for GaN FETs](#)
- [PQFN Tape and Reel Information](#)

## 8. Ordering Information

Part Number	Package Description	Package Configuration
TP65H070G4LSGEA-TR <sup>[1]</sup>	8 × 8 mm PQFN	Source tab

1. “-TR” suffix refers to tape and reel.

## 9. Revision History

Revision	Date	Description
1.00	July 28, 2025	Initial release.

## **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).

## **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).