## Features

- 32-bit RXv3 CPU core
- Maximum operating frequency: 120 MHz Capable of 709 CoreMark in operation at 120 MHz
- A collective register bank save function is available
- Supports the memory protection unit (MPU)
- JTAG and FINE (one-line) debugging interfaces

■ Low-power design and architecture

- Operation from a single 2.7 - to $5.5-\mathrm{V}$ supply
- Three low-power modes
- On-chip code flash memory
- Supports versions with up to 512 Kbytes of ROM
- Operation at 120 MHz (with no waiting)
- User code is programmable by on-board or off-board programming.
- Programming/erasing as background operations (BGOs)
- A dual-bank structure allows exchanging the start-up bank.


## - On-chip data flash memory

- 16 Kbytes, reprogrammable up to 100,000 times
- Programming/erasing as background operations (BGOs)
- On-chip SRAM
- $64 \mathrm{~K} / 48 \mathrm{~K}$ bytes of SRAM (with no waiting)


## - Data transfer

- DMACAa: 8 channels
- DTCb: 1 channel
- ELC
- Module operation can be initiated by event signals without using interrupts
- Linked operation between modules is possible when the CPU is in sleep mode
- Reset and supply management
- Power-on reset (POR)
- Low voltage detection (LVD) with voltage settings
- Clock functions
- The main clock oscillator is connectable to an 8 - to $24-\mathrm{MHz}$ external crystal resonator and usable as the PLL reference clock.
- Internal $240-\mathrm{kHz}$ LOCO and HOCO selectable from 16,18 , and 20 MHz
- $120-\mathrm{kHz}$ clock for the IWDTa
- Independent watchdog timer
- $120-\mathrm{kHz}$ IWDT-dedicated on-chip oscillator clock operation
- Useful functions for IEC60730 compliance
- Oscillation-stoppage detection, functions for self-diagnosis and detection of disconnection for the A/D converter, clock frequency accuracy measurement circuit, independent watchdog timer, RAM test-assisting function by DOC, and CRCA, etc.
- Register write protection function can protect values in important registers against overwriting.


## - Encryption functions (Trusted Secure IP Lite)

- 128- or 256-bit key length of AES for ECB, CBC, GCM, others
- True random number generator
- Unauthorized access to the encryption engine is disabled and imposture and falsification of information are prevented
- Safe management of keys


## - Up to 83 pins for general I/O ports

- 5-V tolerance, open drain, input pull-up, switchable driving ability, and retention of the port output


■ Various communications interfaces

- CAN FD: Compliant with ISO11898-1:2015, standard frame and extended frame (1 channel)
- SCIk and SCIh with multiple functionalities (up to 4 channels) Choose from among asynchronous mode, clock-synchronous mode, smart-card interface mode, simplified SPI, simplified $\mathrm{I}^{2} \mathrm{C}$, and extended serial mode.
- Up to three RSCIs with Manchester encoding and HBS functionality
- $I^{2} \mathrm{C}$ bus interface (RIICa) for transfer at up to 400 kbps (fast mode), capable of SMBus operation ( 1 channel)
- I3C bus interface (RI3C) for the single data rate (SDR) mode (1 channel)
- RSPId (1 channel) for transfer at up to 30 Mbps

■ Up to 29 extended-function timers

- 32-bit (products with 64 Kbytes of RAM) or 16-bit (products with 48 Kbytes of RAM) GPTWa ( 8 channels): operation at 120 MHz , input capture, output compare, PWM waveforms: 10 output channels in single-phase complementary PWM mode/3 output channels in 3phase complementary PWM mode/2 output channels in 5-phase complementary PWM mode, phase-counting mode, linkage with comparator (counting operation, PWM negate control)
- 16-bit MTU3d (9 channels): operation at 120 MHz , input capture, output compare, PWM waveforms: 2 output channels in 3-phase complementary PWM mode, phase-counting mode
- 8 -bit TMRb (8 channels)
- 16-bit CMT (4 channels)

■ High-resolution PWM waveform generation circuit (HRPWM): 4 channels

- Controlling the timing of rising or falling of the PWM output waveform for 32-bit GPTWa is realized with minimum of 260 ps resolution (in operation at 120 MHz )
- 12-bit A/D converter (S12ADH)
- Products with 64 Kbytes of RAM

Three 12-bit units of sample-and-hold circuit included: Unit 0 ( 4 channels for 3 sample-and-hold circuits), Unit 1 (4 channels for 3 sample-and-hold circuits), Unit 2 (14 channels)

- Products with 48 Kbytes of RAM

Two 12-bit units of sample-and-hold circuit included:
Unit 0 ( 7 channels for 3 sample-and-hold circuits),
Unit 2 (8 channels)
■ Analog Comparator (CMPCa): 6 channels

- 12-bit D/A converter: 2 channels
- Usable as a reference voltage for the analog comparator

■ Temperature sensor for measuring temperature within the chip
■ Recommended operating temp. range (Topr)

- D-version: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- G-version: $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$


## 1. Overview

### 1.1 Outline of Specifications

Table 1.1 lists the specifications in outline, and Table 1.2 gives a comparison of the functions of products in different packages.
Table 1.1 shows the outline of maximum specifications. The peripheral functions and the number of their channels vary depending on the number of pins of the package, and the RAM capacity. For details, see Table 1.2, Comparison of Functions for Different Packages.

Table 1.1 Outline of Specifications (1/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| CPU | CPU | - Maximum operating frequency: 120 MHz <br> - 32-bit RX CPU (RXv3) <br> - Minimum instruction execution time: One instruction per state (cycle of the system clock) <br> - Address space: 4-Gbyte linear <br> - Register set of the CPU <br> General purpose: Sixteen 32-bit registers <br> Control: Ten 32-bit registers <br> Accumulator: Two 72-bit registers <br> - 113 instructions (products with 64 Kbytes of RAM), 111 instructions (products with 48 Kbytes of RAM) <br> Standard provided instructions: 111 <br> Basic instructions: 77 <br> Single precision floating point instructions: 11 <br> DSP instructions: 23 <br> Instructions for register bank save function: 2 (only supported by products with 64 Kbytes of RAM) <br> - Addressing modes: 11 <br> - Data arrangement Instructions: Little endian <br> Data: Selectable as little endian or big endian <br> - On-chip 32-bit multiplier: $32 \times 32 \rightarrow 64$ bits <br> - On-chip divider: $32 / 32 \rightarrow 32$ bits <br> - Barrel shifter: 32 bits |
|  | FPU | - Single-precision (32-bit) floating-point number <br> - Data types and floating-point exceptions in conformance with the IEEE754 standard |
|  | Register bank save function | - Fast collective saving and restoration of the values of CPU registers <br> - 16 save register banks |
| Memory | Code flash memory | - Capacity: 512 Kbytes, 256 Kbytes, 128 Kbytes <br> - 120 MHz No-wait access <br> - On-board programming: Three types <br> - Instructions are executable only for the program stored in the TM target area by using the Trusted Memory (TM) function and protection against data reading is realized. <br> - A dual-bank structure allows programming during reading or exchanging the start-up areas |
|  | Data flash memory | - Capacity: 16 Kbytes <br> - Programming/erasing: 100,000 times |
|  | Unique ID | - 12-byte unique ID for the device |
|  | RAM | - Capacity: 64 Kbytes, 48 Kbytes <br> - 120 MHz No-wait access <br> - SED (single error detection) |
| Operating modes |  | - Operating modes by the mode-setting pins at the time of release from the reset state Single-chip mode <br> Boot mode (SCI interface) <br> Boot mode (FINE interface) <br> - Selection of operating mode by register setting Single-chip mode <br> - Endian selectable |

Table 1.1 Outline of Specifications (2/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| Clock | Clock generation circuit | - Main clock oscillator, low-speed/high-speed on-chip oscillator, PLL frequency synthesizer, and IWDT-dedicated on-chip oscillator <br> - The peripheral module clocks can be set to frequencies above that of the system clock. <br> - Main-clock oscillation stoppage detection <br> - Separate frequency-division and multiplication settings for the system clock (ICLK), peripheral module clocks (PCLKA, PCLKB, PCLKC, PCLKD), and flash-IF clock (FCLK) The CPU and other bus masters run in synchronization with the system clock (ICLK): Up to 120 MHz <br> Peripheral modules of MTU (Internal peripheral bus), GPTW (Internal peripheral bus), HRPWM (Internal peripheral bus), RSPI, RSPIA, RSCI, RI3C, and the ECC function control registers in the CAN FD module run in synchronization with PCLKA, which operates at up to 120 MHz . <br> Other peripheral modules run in synchronization with PCLKB: Up to 60 MHz MTU (counter reference clocks), GPTW (counter reference clocks), and HRPWM (reference clocks) are synchronized with PCLKC: Up to 120 MHz ADCLK in the S12AD runs in synchronization with PCLKD: Up to 60 MHz Flash IF run in synchronization with the flash-IF clock (FCLK): Up to 60 MHz <br> - Multiplication is possible with using the high-speed on-chip oscillator (HOCO) as a reference clock of the PLL circuit |
| Reset |  | Eight types of reset <br> - RES\# pin reset: Generated when the RES\# pin is driven low. <br> - Power-on reset: Generated when the RES\# pin is driven high and VCC rises. <br> - Voltage-monitoring 0 reset: Generated when VCC falls. <br> - Voltage-monitoring 1 reset: Generated when VCC falls. <br> - Voltage-monitoring 2 reset: Generated when VCC falls. <br> - Independent watchdog timer reset: Generated when the independent watchdog timer underflows, or a refresh error occurs. <br> - Watchdog timer reset: Generated when the watchdog timer underflows, or a refresh error occurs. <br> - Software reset: Generated by register setting. |
| Power-on reset |  | If the RES\# pin is at the high level when power is supplied, an internal reset is generated. After VCC has exceeded the voltage detection level and the specified period has elapsed, the reset is cancelled. |
| Voltage detect | circuit (LVDA) | Monitors the voltage being input to the VCC pin and generates an internal reset or internal interrupt. <br> - Voltage detection circuit 0 <br> Capable of generating an internal reset <br> The option-setting memory can be used to select enabling or disabling of the reset. <br> Voltage detection level: Selectable from two different levels <br> - Voltage detection circuits 1 and 2 <br> Voltage detection level: Selectable from five different levels Digital filtering ( $1 / 2,1 / 4,1 / 8$, and $1 / 16$ LOCO frequency) <br> Capable of generating an internal reset <br> - Two types of timing are selectable for release from reset An internal interrupt can be requested. <br> - Detection of voltage rising above and falling below thresholds is selectable. <br> - Maskable or non-maskable interrupt is selectable <br> Voltage detection monitoring <br> Event linking |
| Low power consumption | Low power consumption facilities | - Module stop function <br> - Three low power consumption modes Sleep mode, all-module clock stop mode, and software standby mode |
| Interrupt | Interrupt controller (ICUG) | - Interrupt vectors: 256 <br> - External interrupts: 16 (pins IRQ0 to IRQ15) <br> - Software interrupts: 2 sources <br> - Non-maskable interrupts: 7 sources <br> - Sixteen levels specifiable for the order of priority <br> - Method of interrupt source selection: The interrupt vectors consist of 256 vectors, with 128 having fixed sources. The other 133 sources can be assigned to the remaining 128 vectors as required. |

Table 1.1 Outline of Specifications (3/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| DMA | DMA controller (DMACAa) | - 8 channels <br> - Three transfer modes: Normal transfer, repeat transfer, and block transfer <br> - Request sources: Software trigger, external interrupts, and interrupt requests from peripheral functions |
|  | Data transfer controller (DTCb) | - Three transfer modes: Normal transfer, repeat transfer, and block transfer <br> - Request sources: External interrupts and interrupt requests from peripheral functions |
| I/O ports | Programmable I/O ports | - I/O ports for the 100-pin LFQFP <br> I/O pins: 82 <br> Input pin: 1 <br> Pull-up resistors: 82 <br> Open-drain outputs: 82 <br> 5-V tolerance: 2 <br> Large current output: 15 <br> - I/O ports for the 80-pin LFQFP <br> I/O pins: 62 <br> Input pin: 1 <br> Pull-up resistors: 62 <br> Open-drain outputs: 62 <br> 5-V tolerance: 2 <br> Large current output: 14 <br> - I/O ports for the 64-pin LFQFP, 64-pin HWQFN <br> I/O pins: 49 <br> Input pin: 1 <br> Pull-up resistors: 49 <br> Open-drain outputs: 49 <br> 5-V tolerance: 2 <br> Large current output: 14 <br> - I/O ports for the 48-pin LFQFP, 48-pin HWQFN I/O pins: 37 <br> Input pin: 1 <br> Pull-up resistors: 37 <br> Open-drain outputs: 37 <br> 5-V tolerance: 2 <br> Large current output: 13 |
| Event link controller (ELC) |  | - Event signals such as interrupt request signals can be interlinked with the operation of functions such as timer counting, eliminating the need for intervention by the CPU to control the functions. <br> - 183 internal event signals can be freely combined for interlinked operation with connected functions. <br> - Event signals from peripheral modules can be used to change the states of output pins (of ports B and E). <br> - Changes in the states of pins (of ports B and E) being used as inputs can be interlinked with the operation of peripheral modules. |
| Timers | 8-bit timers (TMRb) | - (8 bits $\times 2$ channels) $\times 4$ units <br> - Select from among seven internal clock signals (PCLKB/1, PCLKB/2, PCLKB/8, PCLKB/ 32, PCLKB/64, PCLKB/1024, PCLKB/8192) and one external clock signal <br> - Capable of output of pulse trains with desired duty cycles or of PWM signals <br> - The 2 channels of each unit can be cascaded to create a 16-bit timer <br> - Generation of triggers for A/D converter conversion <br> - Capable of generating baud-rate clocks for SCl5, SCl6, and SCI12 <br> - Event linking by the ELC |
|  | Compare match timer (CMT) | - (16 bits $\times 2$ channels) $\times 2$ units <br> - Select from among four internal clock signals (PCLKB/8, PCLKB/32, PCLKB/128, PCLKB/512) <br> - Event linking by the ELC |
|  | Compare match timer W (CMTW) | - $(32$ bits $\times 1$ channel $) \times 2$ units <br> - Compare-match, input-capture input, and output-comparison output are available. <br> - Select from among four internal clock signals (PCLKB/8, PCLKB/32, PCLKB/128, PCLKB/512) <br> Interrupt requests can be output in response to compare-match, input-capture, and output-comparison events. |

Table 1.1 Outline of Specifications (4/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| Timers | Watchdog timer (WDTA) | - 14 bits $\times 1$ channel <br> - Select from among 6 counter-input clock signals (PCLKB/4, PCLKB/64, PCLKB/128, PCLKB/512, PCLKB/2048, PCLKB/8192) |
|  | Independent watchdog timer (IWDTa) | - 14 bits $\times 1$ channel <br> - Counter-input clock: IWDT-dedicated on-chip oscillator <br> - Dedicated clock/1, dedicated clock/16, dedicated clock/32, dedicated clock/64, dedicated clock/128, dedicated clock/256 <br> - Window function: The positions where the window starts and ends are specifiable (the window defines the timing with which refreshing is enabled and disabled). <br> - Event linking by the ELC |
|  | Multifunction timer pulse unit 3 (MTU3d) | - 9 channels ( 16 bits $\times 9$ channels) <br> - Maximum of 28 pulse-input/output and 3 pulse-input possible <br> - Select from among 14 counter-input clock signals for each channel (PCLKC/1, PCLKC/2, PCLKC/4, PCLKC/8, PCLKC/16, PCLKC/32, PCLKC/64, PCLKC/256, PCLKC/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD, MTIOC1A) <br> 11 of the signals are available for channels $1,3,4$, 12 are available for channel 2 , and 10 are available for channel 5. <br> - 43 output compare/input capture registers <br> - Counter clear operation (synchronous clearing by compare match/input capture) <br> - Simultaneous writing to multiple timer counters (TCNT) <br> - Simultaneous register input/output by synchronous counter operation <br> - Buffered operation <br> - Support for cascade-connected operation <br> - 45 interrupt sources <br> - Automatic transfer of register data <br> - Pulse output mode Toggle/PWM/complementary PWM/reset-synchronized PWM <br> - Complementary PWM output mode Outputs non-overlapping waveforms for controlling 3-phase inverters Automatic specification of dead times PWM duty cycle: Selectable as any value from 0\% to $100 \%$ Delay can be applied to requests for A/D conversion. Non-generation of interrupt requests at peak or trough values of counters can be selected. <br> Double buffer configuration <br> - Reset synchronous PWM mode Three phases of positive and negative PWM waveforms can be output with desired duty cycles. <br> - Phase-counting mode: 16-bit mode (channels 1 and 2); 32-bit mode (channels 1 and 2) <br> - Counter functionality for dead-time compensation <br> - Generation of triggers for A/D converter conversion The timing of the generation of requests to start A/D conversion can be monitored by an external pin. <br> - A/D conversion start triggers can be skipped <br> - Digital filter function for signals on the input capture and external counter clock pins <br> - Event linking by the ELC <br> - Internal peripheral bus clock: PCLKA <br> - Counter reference clock: PCLKC <br> - Frequency ratio: PCLKA to PCLKC = 1: N (N=1 or 2) |
|  | Port output enable 3 (POE3D) | - Control of the high-impedance state of the MTU/GPTW's waveform output pins, and control of switching to the general I/O port pin <br> - 7 pins for input from signal sources: POE0, POE4, POE8, POE9, POE10, POE11, POE12 <br> - Initiation by detection of short-circuited outputs (detection of PWM outputs that have become an active level simultaneously) <br> - Initiation by comparator detection/oscillation stop detection/software <br> - Additional programming of output control target pins is enabled |

Table 1.1 Outline of Specifications (5/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| Timers | General PWM timer (GPTWa) | - 32 bits $\times 8$ channels (products with 64 Kbytes of RAM) <br> - 16 bits $\times 8$ channels (products with 48 Kbytes of RAM) <br> - Counting up or down (sawtooth-wave), counting up and down (triangle-wave) selectable for all channels <br> - Clock sources independently selectable for each channel <br> - 2 input/output pins per channel <br> - 2 output compare/input capture registers per channel <br> - For the 2 output compare/input capture registers of each channel, 4 registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use. <br> - In output compare operation, buffer switching can be at peaks or troughs, enabling the generation of laterally asymmetrically PWM waveforms. <br> - Registers for setting up frame intervals on each channel (with capability for generating interrupts on overflow or underflow) <br> - Generation of dead times in PWM operation <br> - Capable of synchronous start, stop, or clearing of counter for any channel <br> - Capable of a start, stop, clearing, or up-/down-counting of the counter supporting maximum of 8 ELC events <br> - Capable of a start, stop, clearing, or up-/down-counting of the counter supporting input level comparison <br> - Capable of a start, stop, clearing, or up-/down-counting of the counter supporting maximum of 4 external triggers <br> - Output pin disabling function by a dead time error or a short circuit detection among output pins <br> - Capable of generating conversion start triggers for the A/D converters as well as monitoring external pins for a start timing of conversion. <br> - Capable of outputting events, such as compare-match from A to F and overflow/ underflow, to ELC <br> - Capable of using noise filter of input capture <br> - Periodic counting <br> - Internal peripheral bus clock: PCLKA <br> - Counter reference clock: PCLKC <br> - Frequency ratio: PCLKA to PCLKC = 1: $\mathrm{N}(\mathrm{N}=1$ or 2$)$ |
|  | High resolution PWM (HRPWM) | - Capable of generating the PWM waveform that is generated by GPTW0 through GPTW3 with resolution of minimum of 260 ps. |
|  | Port output enable for GPTW (POEG) | - Controlling the output disable for GPTW waveform output <br> - Initiation by input level detection of GTETRG pins <br> - Initiation by output disable request from GPTW <br> - Initiation by detection of comparator interrupt request <br> - Initiation by detection of oscillation stop or by software |

Table 1.1 Outline of Specifications (6/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| Communication function | Serial communications interfaces (SClk, SClh) | - 4 channels <br> SCIk: SCI1, SCI5, SCI6 <br> SCIh: SCI12 <br> - SClk, SClh <br> Serial communications modes: Asynchronous, clock synchronous, and smart-card interface <br> Multi-processor function <br> On-chip baud rate generator allows selection of the desired bit rate <br> Choice of LSB-first or MSB-first transfer <br> Average transfer rate clock can be input from TMR timers for SCI5, SCl6, and SCI12 <br> Start-bit detection: Level or edge detection is selectable. <br> Simple $I^{2} \mathrm{C}$ <br> Simple SPI <br> 7, 8, 9-bit transfer mode <br> Bit rate modulation <br> Double-speed mode <br> Data match detection (SCI12 is not supported) <br> Event linking by the ELC (supported by SCl 5 only) <br> RXD input signal select function (supported by SCI5 only) <br> - SClk Only <br> Data match detection <br> Adjustment of the timing of sampling of the RXD signals <br> - SClh Only <br> Supports the serial communications protocol, which contains the start frame and information frame <br> Supports the LIN format |
|  | Serial communications interfaces (RSCI) | - 3 channels (RSCI8, RSCI9, RSCI11) <br> - Serial communications modes: Asynchronous, clock synchronous, and smart-card interface <br> - Multi-processor function <br> - On-chip baud rate generator allows selection of the desired bit rate <br> - Choice of LSB-first or MSB-first transfer <br> - Start-bit detection: Level or edge detection is selectable. <br> - Simple $\mathrm{I}^{2} \mathrm{C}$ <br> - Simple SPI <br> - 9-bit transfer mode <br> - Bit rate modulation <br> - Double-speed mode <br> - Event linking by the ELC (only RSCI11) <br> - RXD input signal select function <br> - Supports the serial communications protocol, which contains the start frame and information frame <br> - Supports the LIN format (RSCI9, RSCI11) <br> - Data can be transmitted or received in sequence by the 32-byte FIFO buffers of the transmission and reception unit (only RSCl11) <br> - Manchester encoding is supported. <br> - RSCI has some home bus system (HBS) functionality. <br> - Data match detection <br> - Adjustment of the timing of sampling of the RXD signals |
|  | $\mathrm{I}^{2} \mathrm{C}$ bus interface (RIICa) | - 1 channel Communication formats ${ }^{2} \mathrm{C}$ bus format/SMBus format Supports the multi-master Max. transfer rate: 400 kbps <br> - Event linking by the ELC |

Table 1.1 Outline of Specifications (7/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| Communication function | I3C bus interface (RI3C) | - 1 channel <br> Supports the SDR mode Supports the legacy ${ }^{2} \mathrm{C}$ message Supports the multi-master <br> - Event linking by the ELC |
|  | CAN FD module (CANFD) | - 1 channel <br> - Compliance with the ISO11898-1:2015 specification (standard frame and extended frame) |
|  | Serial peripheral interface (RSPId) | - 1 channel <br> - RSPI transfer facility Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPCK (RSPI clock) signals enables serial transfer through SPI operation (four lines) or clock-synchronous operation (three lines) <br> Capable of handling serial transfer as a master or slave <br> - Data formats <br> Switching between MSB first and LSB first <br> The number of bits in each transfer can be changed to any number of bits from 8 to 16 , 20,24 , or 32 bits. <br> 128-bit buffers for transmission and reception <br> Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits) <br> Transmit/receive data can be swapped in byte units <br> - Buffered structure <br> Double buffers for both transmission and reception <br> - RSPCK can be stopped with the receive buffer full for master reception. <br> - Event linking by the ELC |
|  | Serial peripheral interface (RSPIA) | - 1 channel <br> - RSPI transfer facility Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPCK (RSPI clock) signals enables serial transfer through SPI operation (four lines) or clock-synchronous operation (three lines) <br> Capable of handling serial transfer as a master or slave <br> - Data formats <br> Switching between MSB first and LSB first <br> The number of bits in each transfer can be changed to any number of bits from 8 to 16 , 20,24 , or 32 bits. <br> 128-bit buffers for transmission and reception <br> Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits) <br> Transmit/receive data can be swapped in byte units <br> - Buffered structure <br> The transmission and reception sections have 4-stage and 32-bit-wide FIFO buffers for the sequential transmission and reception of data. <br> - RSPCK can be stopped with the receive buffer full for master reception. <br> - Event linking by the ELC <br> - Communications protocol: RSPIA supports the Texas Instruments Synchronous Serial Protocol (TI SSP). |

Table 1.1 Outline of Specifications (8/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| 12-bit A/D converter (S12ADH) (Products with 64 Kbytes of RAM) |  | - 12 bits ( 4 channels $\times 2$ units, 14 channels $\times 1$ unit) <br> - 12-bit resolution <br> - Minimum conversion time <br> $0.9 \mu \mathrm{~s}$ per channel (when ADCLK operates at 60 MHz ) <br> - Operating mode Scan mode (single scan mode, continuous scan mode, or 3 group scan mode) Group A priority control (only for 3 group scan mode) <br> - Sample-and-hold function channel-dedicated sample-and-hold function (unit $0 \times 3$ channels, unit $1 \times 3$ channels) included <br> - Sampling variable Sampling time can be set up for each channel. <br> - Conversion function in order of arbitrarily selected channels (Serial conversion of the same channel cannot be allowed) <br> - Double trigger mode (A/D conversion data duplicated) <br> - Three ways to start A/D conversion Software trigger, synchronous trigger (MTU, GPTW, TMR, ELC), external trigger <br> - Prioritization in group scanning can be controlled among group A, B, and C. <br> - Digital comparison <br> Method: Comparison to detect voltages above or below thresholds and window comparison <br> Measurement: Comparison of two results of conversion or comparison of a value in the comparison register and a result of conversion <br> - Self-diagnostic function <br> - Detection of analog input disconnection <br> - Event linking by the ELC <br> - Input signal amplification function by the programmable gain amplifier (unit $0 \times 3$ channels, unit $1 \times 3$ channels) |
| 12-bit A/D converter (S12ADH) <br> (Products with 48 Kbytes of RAM) |  | - 12 bits ( 7 channels $\times 1$ unit, 8 channels $\times 1$ unit) <br> - 12-bit resolution <br> - Minimum conversion time <br> $0.9 \mu \mathrm{~s}$ per channel (when ADCLK operates at 60 MHz ) <br> - Operating mode Scan mode (single scan mode, continuous scan mode, or 3 group scan mode) Group A priority control (only for 3 group scan mode) <br> - Sample-and-hold function channel-dedicated sample-and-hold function (unit $0 \times 3$ channels) included <br> - Sampling variable Sampling time can be set up for each channel. <br> - Conversion function in order of arbitrarily selected channels (Serial conversion of the same channel cannot be allowed) <br> - Double trigger mode (A/D conversion data duplicated) <br> - Three ways to start A/D conversion Software trigger, synchronous trigger (MTU, GPTW, TMR, ELC), external trigger <br> - Prioritization in group scanning can be controlled among group A, B, and C. <br> - Digital comparison <br> Method: Comparison to detect voltages above or below thresholds and window comparison <br> Measurement: Comparison of two results of conversion or comparison of a value in the comparison register and a result of conversion <br> - Self-diagnostic function <br> - Detection of analog input disconnection <br> - Event linking by the ELC |
| 12-bit D/A con | ter (R12DAb) | - 2 channels <br> - 12-bit resolution <br> - Output voltage: 0 V to AVCC2 <br> - Capable of providing as a reference voltage for comparator <br> - Event linking by the ELC |
| Comparator C | MPCa) | - 6 channels <br> - Function to compare the reference voltage and the analog input voltage <br> - Reference voltage is selectable from 4 inputs <br> - Analog input voltage is selectable from 4 inputs <br> - Digital filtering |

Table 1.1 Outline of Specifications (9/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| Temperature sensor |  | - 1 channel <br> - Relative precision: $\pm 1.0^{\circ} \mathrm{C}$ <br> - The voltage of the temperature is converted into a digital value by the 12 -bit $A / D$ converter (unit 2). |
| Arithmetic unit for trigonometric functions (TFUv2) |  | - Calculation of sine, cosine, arctangent, and hypotenuse Simultaneous calculation of sine and cosine Simultaneous calculation of arctangent and hypotenuse |
| Safety | Memory protection unit (MPU) | - Protection area: Eight areas (max.) can be specified in the range from 00000000 h to FFFF FFFFh. <br> - Minimum protection unit: 16 bytes <br> - Reading from, writing to, and enabling the execution access can be specified for each area. <br> - An access exception occurs when the detected access is not in the permitted area. |
|  | Trusted Memory (TM) Function | - Programs in the TM target area in the code flash memory are protected against reading <br> - Instruction fetching by the CPU is the only form of access to these areas when the TM function is enabled. |
|  | Register write protection function | - Protects important registers from being overwritten for in case a program runs out of control. |
|  | CRC calculator (CRCA) | - Generation of CRC codes for 8-/32-bit data <br> 8-bit data <br> Selectable from the following three polynomials $X^{8}+X^{2}+X+1, X^{16}+X^{15}+X^{2}+1, X^{16}+X^{12}+X^{5}+1$ <br> 32-bit data <br> Selectable from the following two polynomials $\begin{aligned} & X^{32}+X^{26}+X^{23}+X^{22}+X^{16}+X^{12}+X^{11}+X^{10}+X^{8}+X^{7}+X^{5}+X^{4}+X^{2}+X+1 \\ & X^{32}+X^{28}+X^{27}+X^{26}+X^{25}+X^{23}+X^{22}+X^{20}+X^{19}+X^{18}+X^{14}+X^{13}+X^{11}+X^{10}+X^{9}+X^{8}+X^{6}+1 \end{aligned}$ <br> - Generation of CRC codes for use with LSB-first or MSB-first communications is selectable |
|  | Main clock oscillation stop detection function | - Main clock oscillation stop detection: Available |
|  | Clock frequency accuracy measurement circuit (CAC) | - Monitors the clock output from the main clock oscillator, low- and high-speed on-chip oscillators, IWDT-dedicated on-chip oscillator, and PCLKB. |
|  | Data operation circuit (DOCA) | - This handles the comparison, addition, subtraction, comparison in terms of which is larger or smaller, or window comparison of 32-bit values. |
| Encryption functions | Trusted Secure IP (TSIP-Lite) | - Access management circuit <br> - Encryption engine 128 - or 256-bit key sizes of AES <br> Block cipher mode of operation: GCM, ECB, CBC, CMAC, XTS, CTR, GCTR <br> - Hash function <br> - True random number generator <br> - Prevention from illicit copying of a key |
| Operating frequency |  | Up to 120 MHz |
| Power supply voltage |  | ```VCC = 2.7 to 5.5V AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V (VCC \leq AVCC0 = AVCC1 = AVCC2) VSS = AVSS0 = AVSS1 = AVSS2 = 0V``` |
| Operating temperature |  | D-version: -40 to $+85^{\circ} \mathrm{C}$ <br> G-version: -40 to $+105^{\circ} \mathrm{C}$ |
| Package |  | 100-pin LFQFP 0.5 mm pitch 80-pin LFQFP 0.5 mm pitch 64-pin LFQFP 0.5 mm pitch 64-pin HWQFN 0.5 mm pitch 48-pin LFQFP 0.5 mm pitch 48-pin HWQFN 0.5 mm pitch |
| Debugging interfaces |  | - JTAG and One-line FINE interfaces |

Table 1.2 Comparison of Functions for Different Packages (1/2)

| Module/Functions |  | RX26T Group |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Products with 64 Kbytes of RAM |  |  |  | Products with 48 Kbytes of RAM |  |
|  |  | 100 Pins | 80 Pins | 64 Pins | 48 Pins | 64 Pins | 48 Pins |
| CPU | Register Bank Save Function | Available |  |  |  | Not available |  |
| Code Flash Memory | Code flash memory capacity | 128 Kbytes/256 Kbytes/512 Kbytes |  |  |  | 128 Kbytes/256 Kbytes |  |
|  | Dual bank function | Available*1 |  |  |  | Not available |  |
|  | BGO function | Available |  |  |  |  |  |
| Data Flash Memory |  | 16 Kbytes |  |  |  |  |  |
| RAM |  | 64 Kbytes |  |  |  | 48 Kbytes |  |
| External interrupts | NMI | Available |  |  |  |  |  |
|  | IRQ | 16 channels | 13 channels | 12 channels | 10 channels | 12 channels | 10 channels |
| DMA | DMA controller | Available |  |  |  |  |  |
|  | Data transfer controller | Available |  |  |  |  |  |
| Timers | Multifunction timer pulse unit 3 | 9 channels (Ch. 0 to 7, Ch. 9) |  |  |  |  |  |
|  | General PWM timer | 32 bits $\times 8$ channels |  |  |  | 16 bits $\times 8$ channels |  |
|  | High resolution PWM | 4 channels |  |  |  | Not available |  |
|  | Port output enable 3 | Available |  |  |  |  |  |
|  | Port Output Enable for GPTW | Available |  |  |  |  |  |
|  | 8-bit timer | 2 channels $\times 4$ units |  |  |  |  |  |
|  | Compare match timer | 2 channels $\times 2$ units |  |  |  |  |  |
|  | Compare match timer W | 1 channel $\times 2$ units |  |  |  |  |  |
|  | Watchdog timer | Available |  |  |  |  |  |
|  | Independent watchdog timer | Available |  |  |  |  |  |
| Communication functions | Serial communications interfaces (SClk) | Ch. 1, 5, and 6 |  |  |  |  |  |
|  | Serial communications interfaces (SCIh) | Ch. 12 |  |  |  |  |  |
|  | Serial communications interfaces (RSCI) | Ch. 8, 9, and 11 |  |  |  | Not available |  |
|  | ${ }^{2} \mathrm{C}$ C bus interfaces (RIIC) | 1 channel |  |  |  |  |  |
|  | I3C bus interfaces (RI3C) | 1 channel |  |  |  | Not available |  |
|  | Serial peripheral interface (RSPI) | Ch. 0 |  |  |  |  |  |
|  | Serial peripheral interface (RSPIA) | Ch. 0 |  |  |  | Not available |  |
|  | CAN FD module (CANFD) | 1 channel |  |  |  |  |  |
| 12-bit A/D Converter |  | Unit 0: 4 channels Unit 1: 4 channels Unit 2: 14 channels | Unit 0: 4 channels Unit 1: 4 channels Unit 2: 11 channels | Unit 0: 4 channels Unit 1: 4 channels Unit 2: 7 channels | Unit 0: 4 channels Unit 1: 1 channels Unit 2: 5 channels | Unit 0: 7 channels Unit 2: 8 channels | Unit 0: 5 channels Unit 2: 5 channels |
|  | 3 channels simultaneous sampling function | Available (unit 0, 1) |  |  | Available (unit 0) |  |  |
|  | Programmable gain amplifier | 6 channels |  |  | 4 channels | Not available |  |
| Comparator C |  | 6 channels |  |  | 5 channels | 4 channels |  |
| D/A converter |  | 2 channels |  |  |  |  |  |
| Temperature sensor |  | 1 channel |  |  |  |  |  |

Table 1.2 Comparison of Functions for Different Packages (2/2)

| Module/Functions | RX26T Group |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Products with 64 Kbytes of RAM |  |  |  | Products with 48 Kbytes of RAM |  |
|  | 100 Pins | 80 Pins | 64 Pins | 48 Pins | 64 Pins | 48 Pins |
| Arithmetic unit for trigonometric functions (TFU) | Available |  |  |  |  |  |
| CRC calculator (CRC) | Available |  |  |  |  |  |
| Data operation circuit (DOC) | Available |  |  |  |  |  |
| Clock frequency accuracy measurement circuit (CAC) | Available |  |  |  |  |  |
| Trusted Secure IP (TSIP-Lite) | Available/Not available |  |  |  | Not available |  |
| Event link controller (ELC) | Available |  |  |  |  |  |
| Packages | $\begin{aligned} & \text { 100-pin } \\ & \text { LFQFP } \end{aligned}$ | 80-pin LFQFP | 64-pin LFQFP 64-pin HWQFN | $\begin{gathered} \text { 48-pin } \\ \text { LFQFP } \\ \text { 48-pin } \\ \text { HWQFN } \end{gathered}$ | $\begin{aligned} & \text { 64-pin } \\ & \text { LFQFP } \end{aligned}$ | $\begin{aligned} & \text { 48-pin } \\ & \text { LFQFP } \end{aligned}$ |

Note 1. The products with 512 Kbytes of the code flash memory only support this function.

### 1.2 List of Products

Table 1.3 is a list of products, and Figure 1.1 shows how to read the product part no.

Table 1.3 List of Products (1/3)

| Group | Part No. | Package | ROM Capacity | RAM Capacity | CANFD | TSIP-Lite | Operating temperature |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RX26T (D-version) | R5F526T9ADFP | PLQP0100KB-B | 128 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526T9BDFP | PLQP0100KB-B | 128 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBADFP | PLQP0100KB-B | 256 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBBDFP | PLQP0100KB-B | 256 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBCDFP | PLQP0100KB-B | 256 Kbytes | 64 Kbytes | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBDDFP | PLQP0100KB-B | 256 Kbytes | 64 Kbytes | Available | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFADFP | PLQP0100KB-B | 512 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFBDFP | PLQP0100KB-B | 512 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFCDFP | PLQP0100KB-B | 512 Kbytes | 64 Kbytes | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFDDFP | PLQP0100KB-B | 512 Kbytes | 64 Kbytes | Available | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526T9ADFN | PLQP0080KB-B | 128 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526T9BDFN | PLQP0080KB-B | 128 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBADFN | PLQP0080KB-B | 256 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBBDFN | PLQP0080KB-B | 256 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBCDFN | PLQP0080KB-B | 256 Kbytes | 64 Kbytes | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBDDFN | PLQP0080KB-B | 256 Kbytes | 64 Kbytes | Available | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFADFN | PLQP0080KB-B | 512 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFBDFN | PLQP0080KB-B | 512 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFCDFN | PLQP0080KB-B | 512 Kbytes | 64 Kbytes | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFDDFN | PLQP0080KB-B | 512 Kbytes | 64 Kbytes | Available | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526T8ADFM | PLQP0064KB-C | 128 Kbytes | 48 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526T9ADFM | PLQP0064KB-C | 128 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526T9BDFM | PLQP0064KB-C | 128 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TAADFM | PLQP0064KB-C | 256 Kbytes | 48 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TACDFM | PLQP0064KB-C | 256 Kbytes | 48 Kbytes | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBADFM | PLQP0064KB-C | 256 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBBDFM | PLQP0064KB-C | 256 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBCDFM | PLQP0064KB-C | 256 Kbytes | 64 Kbytes | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBDDFM | PLQP0064KB-C | 256 Kbytes | 64 Kbytes | Available | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFADFM | PLQP0064KB-C | 512 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFBDFM | PLQP0064KB-C | 512 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFCDFM | PLQP0064KB-C | 512 Kbytes | 64 Kbytes | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFDDFM | PLQP0064KB-C | 512 Kbytes | 64 Kbytes | Available | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526T9ADND | PWQN0064KF-A | 128 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526T9BDND | PWQN0064KF-A | 128 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBADND | PWQN0064KF-A | 256 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBBDND | PWQN0064KF-A | 256 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBCDND | PWQN0064KF-A | 256 Kbytes | 64 Kbytes | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBDDND | PWQN0064KF-A | 256 Kbytes | 64 Kbytes | Available | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFADND | PWQN0064KF-A | 512 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFBDND | PWQN0064KF-A | 512 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFCDND | PWQN0064KF-A | 512 Kbytes | 64 Kbytes | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFDDND | PWQN0064KF-A | 512 Kbytes | 64 Kbytes | Available | Available | -40 to $85{ }^{\circ} \mathrm{C}$ |

Table 1.3 List of Products (2/3)

| Group | Part No. | Package | ROM Capacity | RAM Capacity | CANFD | TSIP-Lite | Operating temperature |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RX26T (D-version) | R5F526T8ADFL | PLQP0048KB-B | 128 Kbytes | 48 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526T9ADFL | PLQP0048KB-B | 128 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526T9BDFL | PLQP0048KB-B | 128 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TAADFL | PLQP0048KB-B | 256 Kbytes | 48 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TACDFL | PLQP0048KB-B | 256 Kbytes | 48 Kbytes | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBADFL | PLQP0048KB-B | 256 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBBDFL | PLQP0048KB-B | 256 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBCDFL | PLQP0048KB-B | 256 Kbytes | 64 Kbytes | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBDDFL | PLQP0048KB-B | 256 Kbytes | 64 Kbytes | Available | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFADFL | PLQP0048KB-B | 512 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFBDFL | PLQP0048KB-B | 512 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFCDFL | PLQP0048KB-B | 512 Kbytes | 64 Kbytes | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFDDFL | PLQP0048KB-B | 512 Kbytes | 64 Kbytes | Available | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526T9ADNE | PWQN0048KC-A | 128 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526T9BDNE | PWQN0048KC-A | 128 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBADNE | PWQN0048KC-A | 256 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBBDNE | PWQN0048KC-A | 256 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBCDNE | PWQN0048KC-A | 256 Kbytes | 64 Kbytes | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TBDDNE | PWQN0048KC-A | 256 Kbytes | 64 Kbytes | Available | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFADNE | PWQN0048KC-A | 512 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFBDNE | PWQN0048KC-A | 512 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFCDNE | PWQN0048KC-A | 512 Kbytes | 64 Kbytes | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F526TFDDNE | PWQN0048KC-A | 512 Kbytes | 64 Kbytes | Available | Available | -40 to $85^{\circ} \mathrm{C}$ |
| RX26T (G-version) | R5F526T9AGFP | PLQP0100KB-B | 128 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526T9BGFP | PLQP0100KB-B | 128 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBAGFP | PLQP0100KB-B | 256 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBBGFP | PLQP0100KB-B | 256 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBCGFP | PLQP0100KB-B | 256 Kbytes | 64 Kbytes | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBDGFP | PLQP0100KB-B | 256 Kbytes | 64 Kbytes | Available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFAGFP | PLQP0100KB-B | 512 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFBGFP | PLQP0100KB-B | 512 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFCGFP | PLQP0100KB-B | 512 Kbytes | 64 Kbytes | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFDGFP | PLQP0100KB-B | 512 Kbytes | 64 Kbytes | Available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526T9AGFN | PLQP0080KB-B | 128 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526T9BGFN | PLQP0080KB-B | 128 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBAGFN | PLQP0080KB-B | 256 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBBGFN | PLQP0080KB-B | 256 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBCGFN | PLQP0080KB-B | 256 Kbytes | 64 Kbytes | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBDGFN | PLQP0080KB-B | 256 Kbytes | 64 Kbytes | Available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFAGFN | PLQP0080KB-B | 512 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFBGFN | PLQP0080KB-B | 512 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFCGFN | PLQP0080KB-B | 512 Kbytes | 64 Kbytes | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFDGFN | PLQP0080KB-B | 512 Kbytes | 64 Kbytes | Available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526T8AGFM | PLQP0064KB-C | 128 Kbytes | 48 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526T9AGFM | PLQP0064KB-C | 128 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526T9BGFM | PLQP0064KB-C | 128 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TAAGFM | PLQP0064KB-C | 256 Kbytes | 48 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TACGFM | PLQP0064KB-C | 256 Kbytes | 48 Kbytes | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |

Table 1.3 List of Products (3/3)

| Group | Part No. | Package | ROM Capacity | RAM Capacity | CANFD | TSIP-Lite | Operating temperature |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RX26T (G-version) | R5F526TBAGFM | PLQP0064KB-C | 256 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBBGFM | PLQP0064KB-C | 256 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBCGFM | PLQP0064KB-C | 256 Kbytes | 64 Kbytes | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBDGFM | PLQP0064KB-C | 256 Kbytes | 64 Kbytes | Available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFAGFM | PLQP0064KB-C | 512 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFBGFM | PLQP0064KB-C | 512 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFCGFM | PLQP0064KB-C | 512 Kbytes | 64 Kbytes | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFDGFM | PLQP0064KB-C | 512 Kbytes | 64 Kbytes | Available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526T9AGND | PWQN0064KF-A | 128 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526T9BGND | PWQN0064KF-A | 128 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBAGND | PWQN0064KF-A | 256 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBBGND | PWQN0064KF-A | 256 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBCGND | PWQN0064KF-A | 256 Kbytes | 64 Kbytes | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBDGND | PWQN0064KF-A | 256 Kbytes | 64 Kbytes | Available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFAGND | PWQN0064KF-A | 512 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFBGND | PWQN0064KF-A | 512 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFCGND | PWQN0064KF-A | 512 Kbytes | 64 Kbytes | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFDGND | PWQN0064KF-A | 512 Kbytes | 64 Kbytes | Available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526T8AGFL | PLQP0048KB-B | 128 Kbytes | 48 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526T9AGFL | PLQP0048KB-B | 128 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526T9BGFL | PLQP0048KB-B | 128 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TAAGFL | PLQP0048KB-B | 256 Kbytes | 48 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TACGFL | PLQP0048KB-B | 256 Kbytes | 48 Kbytes | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBAGFL | PLQP0048KB-B | 256 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBBGFL | PLQP0048KB-B | 256 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBCGFL | PLQP0048KB-B | 256 Kbytes | 64 Kbytes | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBDGFL | PLQP0048KB-B | 256 Kbytes | 64 Kbytes | Available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFAGFL | PLQP0048KB-B | 512 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFBGFL | PLQP0048KB-B | 512 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFCGFL | PLQP0048KB-B | 512 Kbytes | 64 Kbytes | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFDGFL | PLQP0048KB-B | 512 Kbytes | 64 Kbytes | Available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526T9AGNE | PWQN0048KC-A | 128 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526T9BGNE | PWQN0048KC-A | 128 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBAGNE | PWQN0048KC-A | 256 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBBGNE | PWQN0048KC-A | 256 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBCGNE | PWQN0048KC-A | 256 Kbytes | 64 Kbytes | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TBDGNE | PWQN0048KC-A | 256 Kbytes | 64 Kbytes | Available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFAGNE | PWQN0048KC-A | 512 Kbytes | 64 Kbytes | Available*1 | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFBGNE | PWQN0048KC-A | 512 Kbytes | 64 Kbytes | Available*1 | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFCGNE | PWQN0048KC-A | 512 Kbytes | 64 Kbytes | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F526TFDGNE | PWQN0048KC-A | 512 Kbytes | 64 Kbytes | Available | Available | -40 to $105^{\circ} \mathrm{C}$ |

Note 1. Products with this part number support only CAN 2.0 protocol.


Figure 1.1 How to Read the Product Part Number

### 1.3 Block Diagram

Figure 1.2 and Figure 1.3 show block diagrams.


Figure 1.2 Block Diagram (Products with 64 Kbytes of RAM)


Figure 1.3 Block Diagram (Products with 48 Kbytes of RAM)

### 1.4 Pin Functions

Table 1.4 lists the pin functions.

Table 1.4 Pin Functions (1/5)

| Classifications | Pin Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| Digital power supply | VCC | Input | Power supply pin. Connect this pin to the system power supply. Connect the pin to VSS via a 0.1- $\mu \mathrm{F}$ multilayer ceramic capacitor. The capacitor should be placed close to the pin. |
|  | VCL | Input | Connect this pin to VSS via a $0.47-\mu \mathrm{F}$ smoothing capacitor used to stabilize the internal power supply. The capacitor should be placed close to the pin. |
|  | VSS | Input | Ground pin. Connect it to the system power supply (0 V). |
| Clock | XTAL | Output | Pins for a crystal resonator. An external clock signal can be input through the EXTAL pin. |
|  | EXTAL | Input |  |
| CAC | CACREF | Input | Input pin for the clock frequency accuracy measurement circuit. |
| Operating mode control | MD | Input | Pins for setting the operating mode. The signal levels on these pins must not be changed during operation. |
| System control | RES\# | Input | Reset pin. This MCU enters the reset state when this signal goes low. |
|  | EMLE | Input | Input pin for the on-chip emulator enable signal. When the onchip emulator is used, this pin should be driven high. When not used, it should be driven low. |
| On-chip emulator | FINED | I/O | FINE interface pin. |
|  | TRST\# | Input | Pins for the on-chip emulator. When the EMLE pin is driven high, these pins are dedicated for the on-chip emulator. |
|  | TMS | Input |  |
|  | TDI | Input |  |
|  | TCK | Input |  |
|  | TDO | Output |  |
| Interrupt | NMI | Input | Non-maskable interrupt request pin |
|  | IRQ0 to IRQ15 | Input | Maskable interrupt request pins |
| Multi-function timer pulse unit 3 | MTIOCOA, MTIOCOB, MTIOCOC, MTIOCOD | I/O | The TGRA0 to TGRD0 input capture input/output compare output/PWM output pins |
|  | MTIOCOA\#, MTIOCOB\#, MTIOCOC\#, MTIOCOD\# | I/O | The TGRA0 to TGRD0 input capture inverted input/output compare inverted output/PWM inverted output pins. |
|  | MTIOC1A, MTIOC1B | I/O | The TGRA1 and TGRB1 input capture input/output compare output/PWM output pins. |
|  | MTIOC1A\#, MTIOC1B\# | I/O | The TGRA1 and TGRB1 input capture inverted input/output compare inverted output/PWM inverted output pins. |
|  | MTIOC2A, MTIOC2B | I/O | The TGRA2 and TGRB2 input capture input/output compare output/PWM output pins. |
|  | MTIOC2A\#, MTIOC2B\# | I/O | The TGRA2 and TGRB2 input capture inverted input/output compare inverted output/PWM inverted output pins. |
|  | MTIOC3A, MTIOC3B, MTIOC3C, MTIOC3D | I/O | The TGRA3 to TGRD3 input capture input/output compare output/PWM output pins. |
|  | MTIOC3A\#, MTIOC3B\#, MTIOC3C\#, MTIOC3D\# | I/O | The TGRA3 to TGRD3 input capture inverted input/output compare inverted output/PWM inverted output pins. |
|  | MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D | I/O | The TGRA4 to TGRD4 input capture input/output compare output/PWM output pins |
|  | MTIOC4A\#, MTIOC4B\#, MTIOC4C\#, MTIOC4D\# | 1/O | The TGRA4 to TGRD4 input capture inverted input/output compare inverted output/PWM inverted output pins. |

Table 1.4 Pin Functions (2/5)

| Classifications | Pin Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| Multi-function timer pulse unit 3 | MTIC5U, MTIC5V, MTIC5W | Input | The TGRU5, TGRV5, and TGRW5 input capture input/external pulse input pins |
|  | MTIC5U\#, MTIC5V\#, MTIC5W\# | Input | The TGRU5, TGRV5, and TGRW5 input capture inverted input/ external pulse inverted input pins. |
|  | MTIOC6A, MTIOC6B, MTIOC6C, MTIOC6D | I/O | The TGRA6 to TGRD6 input capture input/output compare output/PWM output pins |
|  | MTIOC6A\#, MTIOC6B\#, MTIOC6C\#, MTIOC6D\# | I/O | The TGRA6 to TGRD6 input capture inverted input/output compare inverted output/PWM inverted output pins. |
|  | MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D | I/O | The TGRA7 to TGRD7 input capture input/output compare output/PWM output pins |
|  | MTIOC7A\#, MTIOC7B\#, MTIOC7C\#, MTIOC7D\# | I/O | The TGRA7 to TGRD7 input capture inverted input/output compare inverted output/PWM inverted output pins. |
|  | MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D | I/O | The TGRA9 to TGRD9 input capture input/output compare output/PWM output pins |
|  | MTIOC9A\#, MTIOC9B\#, MTIOC9C\#, MTIOC9D\# | I/O | The TGRA9 to TGRD9 input capture inverted input/output compare inverted output/PWM inverted output pins. |
|  | MTCLKA, MTCLKB, MTCLKC, MTCLKD | Input | Input pins for the external clock. |
|  | MTCLKA\#, MTCLKB\#, MTCLKC\#, MTCLKD\# | Input | Inverted input pins for the external clock. |
|  | ADSM0, ADSM1 | Output | A/D conversion start request frame synchronization signal output pins. |
| General PWM timer | GTETRGA, GTETRGB, GTETRGC, GTETRGD | Input | External trigger input pins |
|  | GTIOC0A to GTIOC7A, GTIOC0B to GTIOC7B | I/O | Input capture input/output compare output/PWM output pins |
|  | GTIOC0A\# to GTIOC7A\#, GTIOC0B\# to GTIOC7B\# | I/O | Input capture inverted input/output compare inverted output/ PWM inverted output pins |
|  | GTCPPO0, GTCPPO4 | Output | Synchronized PWM output |
|  | GTIU, GTIV, GTIW | Input | Hall sensor input pins |
|  | GTOUUP | Output | A three-phase PWM output for controlling a brushless DC motor (positive U-phase) |
|  | GTOULO | Output | A three-phase PWM output for controlling a brushless DC motor (negative U-phase) |
|  | GTOVUP | Output | A three-phase PWM output for controlling a brushless DC motor (positive V-phase) |
|  | GTOVLO | Output | A three-phase PWM output for controlling a brushless DC motor (negative V-phase) |
|  | GTOWUP | Output | A three-phase PWM output for controlling a brushless DC motor (positive W-phase) |
|  | GTOWLO | Output | A three-phase PWM output for controlling a brushless DC motor (negative W-phase) |
|  | GTADSM0, GTADSM1 | Output | A/D conversion start request monitoring output pins |
| 8-bit timer | TMO0 to TMO7 | Output | Compare match output pins. |
|  | TMCIO to TMCI7 | Input | Input pins for the external clock to be input to the counter. |
|  | TMRI0 to TMRI7 | Input | Counter reset input pins. |
| Compare match timer W | TIC0 to TIC3 | Input | Input pins for CMTW |
|  | TOC0 to TOC3 | Output | Output pins for CMTW |
| Port output enable 3 | POE0\#, POE4\#, POE8\#, POE9\#, POE10\#, POE11\#, POE12\# | Input | Input pins for request signals to switch the MTU and GPTW pins between the high impedance state |

Table 1.4 Pin Functions (3/5)

| Classifications | Pin Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| Serial communications interface (SCIk) | - Asynchronous mode/clock synchronous mode |  |  |
|  | SCK1, SCK5, SCK6 | I/O | Input/output pins for the clock |
|  | RXD1, RXD5, RXD6 | Input | Input pins for received data |
|  | TXD1, TXD5, TXD6 | Output | Output pins for transmitted data |
|  | CTS1\#, CTS5\#, CTS6\# | Input | Input pins for controlling the start of transmission and reception. |
|  | RTS1\#, RTS5\#, RTS6\# | Output | Output pins for controlling the start of transmission and reception. |
|  | - Simple ${ }^{2} \mathrm{C}$ mode |  |  |
|  | SSCL1, SSCL5, SSCL6 | I/O | Input/output pins for the $\mathrm{I}^{2} \mathrm{C}$ clock. |
|  | SSDA1, SSDA5, SSDA6 | I/O | Input/output pins for the $\mathrm{I}^{2} \mathrm{C}$ data. |
|  | - Simple SPI mode |  |  |
|  | SCK1, SCK5, SCK6 | I/O | Input/output pins for the clock |
|  | SMISO1, SMISO5, SMISO6 | I/O | Input/output pins for slave transmit data. |
|  | SMOSI1, SMOSI5, SMOSI6 | I/O | Input/output pins for master transmit data. |
|  | SS1\#, SS5\#, SS6\# | Input | Chip-select input pins. |
| Serial communications interface (SClh) | - Asynchronous mode/clock synchronous mode |  |  |
|  | SCK12 | I/O | Input/output pin for the clock |
|  | RXD12 | Input | Input pin for received data |
|  | TXD12 | Output | Output pin for transmitted data |
|  | CTS12\# | Input | Input pin for controlling the start of transmission and reception |
|  | RTS12\# | Output | Output pin for controlling the start of transmission and reception |
|  | - Simple ${ }^{2} \mathrm{C}$ mode |  |  |
|  | SSCL12 | I/O | Input/output pin for the $\mathrm{I}^{2} \mathrm{C}$ clock |
|  | SSDA12 | I/O | Input/output pin for the $\mathrm{I}^{2} \mathrm{C}$ data |
|  | - Simple SPI mode |  |  |
|  | SCK12 | I/O | Input/output pin for the clock |
|  | SMISO12 | I/O | Input/output pin for slave transmission of data |
|  | SMOSI12 | I/O | Input/output pin for master transmission of data |
|  | SS12\# | Input | Chip-select input pin |
|  | - Extended serial mode |  |  |
|  | RXDX12 | Input | Input pin for received data |
|  | TXDX12 | Output | Output pin for transmitted data |
|  | SIOX12 | I/O | Input/output pin for received or transmitted data |
| Serial communications interface (RSCI) | - Asynchronous mode/clock synchronous mode |  |  |
|  | SCK008, SCK009, SCK011 | I/O | Input/output pins for the clock |
|  | RXD008, RXD009, RXD011 | Input | Input pins for received data |
|  | TXD008, TXD009, TXD011 | Output | Output pins for transmitted data |
|  | CTS008\#, CTS009\#, CTS011\# | Input | Input pins for controlling the start of transmission and reception |
|  | RTS008\#, RTS009\#, RTS011\# | Output | Output pins for controlling the start of transmission and reception |
|  | DE008, DE009, DE011 | Output | DriveEnable output pins |
|  | - Simple ${ }^{2} \mathrm{C}$ mode |  |  |
|  | SSCL008, SSCL009, SSCL011 | I/O | Input/output pins for the $I^{2} \mathrm{C}$ clock |
|  | $\begin{aligned} & \text { SSDA008, SSDA009, } \\ & \text { SSDA011 } \end{aligned}$ | I/O | Input/output pins for the $\mathrm{I}^{2} \mathrm{C}$ data |

Table 1.4 Pin Functions (4/5)

| Classifications | Pin Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| Serial communications interface (RSCI) | - Simple SPI mode |  |  |
|  | SCK008, SCK009, SCK011 | I/O | Input/output pins for the clock |
|  | SMISO008, SMISO009, SMISO011 | I/O | Input/output pins for slave transmission of data |
|  | SMOSI008, SMOSI009, SMOSI011 | I/O | Input/output pins for master transmission of data |
|  | SS008\#, SS009\#, SS011\# | Input | Chip-select input pins |
|  | - HBS support mode |  |  |
|  | RXD008, RXD009, RXD011 | Input | Input pins for received data |
|  | TXDA008, TXDA009, TXDA011 | Output | Output pins for transmitted data |
|  | TXDB008, TXDB009, TXDB011 |  |  |
| ${ }^{1} \mathrm{C}$ C bus interface | SCL0 | I/O | Input/output pin for ${ }^{2} \mathrm{C}$ bus interface clocks. Bus can be directly driven by the N -channel open drain output. |
|  | SDA0 | I/O | Input/output pin for ${ }^{2} \mathrm{C}$ bus interface data. Bus can be directly driven by the N -channel open drain output. |
| I3C bus interface | SCL00 | I/O | Input/output pin for I3C bus interface clocks. |
|  | SDA00 | I/O | Input/output pin for I3C bus interface data. |
| CAN FD module | CRX0 | Input | Input pins |
|  | CTX0 | Output | Output pins |
| Serial peripheral interface | RSPCKA | I/O | Input/output pin for the RSPI clock. |
|  | MOSIA | 1/O | Input/output pin for transmitting data from the RSPI master. |
|  | MISOA | I/O | Input/output pin for transmitting data from the RSPI slave. |
|  | SSLA0 | I/O | Input/output pin to select the slave for the RSPI. |
|  | SSLA1 to SSLA3 | Output | Output pins to select the slave for the RSPI. |
| Serial peripheral interface (RSPIA) | RSPCK0 | I/O | Input/output pin for the RSPIA clock. |
|  | MOSIO | I/O | Input/output pin for transmitting data from the RSPIA master. |
|  | MISO0 | I/O | Input/output pin for transmitting data from the RSPIA slave. |
|  | SSL00 | I/O | Input/output pin to select the slave for the RSPIA. |
|  | SSL01 to SSL03 | Output | Output pins to select the slave for the RSPIA. |
| 12-bit A/D converter | AN000 to AN006, AN100 to AN103, AN200 to AN211, AN216, AN217 | Input | Input pins for the analog signals to be processed by the A/D converter. |
|  | ADST0, ADST1, ADST2 | Output | Output pins for A/D conversion status. |
|  | ADTRG0\#, ADTRG1\#, ADTRG2\# | Input | Input pins for the external trigger signals that start the $A / D$ conversion. |
| 12-bit D/A converter | DA0, DA1 | Output | Output pins for the analog signals to be processed by the D/A converter |
| Comparator C | COMP0 to COMP5 | Output | Comparator detection result output pins. |
|  | CVREFC0, CVREFC1 | Input | Analog reference voltage supply pins for comparator C . |
|  | CMPCnm | Input | Analog input pin for CMPCnm ( $\mathrm{n}=0$ to 5, m = 0 to 3 ) |

Table 1.4 Pin Functions (5/5)

| Classifications | Pin Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| Analog power supply | AVCC0 | Input | Analog voltage supply pin for 12-bit A/D converter unit 0 . Connect the AVCC0 pin to AVCC1 or AVCC2 when 12-bit A/D converter unit 0 is not used. |
|  | AVSS0 | Input | Analog ground pin for 12-bit A/D converter unit 0 . Connect the AVSS0 pin to AVSS1 or AVSS2 when 12-bit A/D converter unit 0 is not used. |
|  | AVCC1 | Input | Analog voltage supply pin for 12-bit A/D converter unit 1. Connect this pin to AVCCO when not using the 12-bit A/D converter 1 but using the 12 -bit A/D converter 0 . Connect this pin to AVCC2 when not using the 12-bit A/D converter 0 and the 12-bit A/D converter 1. |
|  | AVSS1 | Input | Analog ground pin for 12-bit A/D converter unit 1. Connect this pin to AVSS0 when not using the 12-bit A/D converter 1 but using the 12-bit A/D converter 0 . Connect this pin to AVSS2 when not using the 12-bit A/D converter 0 and the 12-bit A/D converter 1. |
|  | AVCC2 | Input | Analog voltage supply pin for the 12-bit A/D converter unit 2, reference voltage supply pin for the 12-bit D/A converter, analog voltage supply pin for the comparator $C$, and analog voltage supply pin for the temperature sensor. <br> Connect this pin to either of AVCC0 or AVCC1 when not using the 12-bit A/D converter unit 2, 12-bit D/A converter, comparator C , and temperature sensor. |
|  | AVSS2 | Input | Analog ground pin for the 12-bit A/D converter unit 2, reference ground pin for the D/A converter, analog ground pin for the comparator C , and analog ground pin for the temperature sensor. <br> Connect this pin to either of AVSS0 or AVSS1 when not using the 12-bit A/D converter unit 2, 12-bit D/A converter, comparator C, and temperature sensor. |
| I/O ports | P00, P01 | I/O | General-purpose input/output pins |
|  | P10, P11 | I/O | General-purpose input/output pins |
|  | P20 to P24, P27 | I/O | General-purpose input/output pins |
|  | P30 to P33, P36, P37 | I/O | General-purpose input/output pins |
|  | P40 to P47 | I/O | General-purpose input/output pins |
|  | P50 to P55 | I/O | General-purpose input/output pins |
|  | P60 to P65 | I/O | General-purpose input/output pins |
|  | P70 to P76 | I/O | General-purpose input/output pins |
|  | P80 to P82 | I/O | General-purpose input/output pins |
|  | P90 to P96 | I/O | General-purpose input/output pins |
|  | PA0 to PA5 | I/O | General-purpose input/output pins |
|  | PB0 to PB7 | I/O | General-purpose input/output pins |
|  | PD0 to PD7 | I/O | General-purpose input/output pins |
|  | PE0 to PE5 | I/O | General-purpose input/output pins (PE2: input pin) |
|  | PN6*1, PN7*2 | I/O | General-purpose input/output pins |

Note: $\quad$ When not using any of the A/D converter, D/A converter, comparator C and temperature sensor, connect the AVCC0, AVCC1 and AVCC2 pins to VCC, and connect the AVSS0, AVSS1 and AVSS2 pins to VSS, respectively.
Note 1. This pin functions as MD after release from the reset state, and the pull-up resistor connected to the MD pin is enabled.
Note 2. This pin functions as EMLE after release from the reset state, and the pull-down resistor connected to the EMLE pin is enabled.

### 1.5 Pin Assignments

### 1.5.1 $\quad$ 100-Pin LFQFP



Figure 1.4 Pin Assignment (100-pin LFQFP)

### 1.5.2 80-Pin LFQFP



Note: This figure indicates the power supply pins and $I / O$ port pins. For the pin configuration, see Table 1.6, List of Pin and Pin Functions (80-Pin LFQFP).

Figure 1.5
Pin Assignment (80-pin LFQFP)

### 1.5.3 64-Pin LFQFP and 64-Pin HWQFN



Note: $\quad$ This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.7, List of Pin and Pin Functions (64-Pin LFQFP, 64-Pin HWQFN) (Products with 64 Kbytes of RAM).

Figure 1.6 Pin Assignment (64-pin LFQFP) (Products with 64 Kbytes of RAM)


Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.8, List of Pin and Pin Functions (64-Pin LFQFP) (Products with 48 Kbytes of RAM).

Figure 1.7 Pin Assignment (64-pin LFQFP) (Products with 48 Kbytes of RAM)


Note: We recommend connecting the exposed die pad to VSS.
Note: $\quad$ This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.7, List of Pin and Pin Functions (64-Pin LFQFP, 64-Pin HWQFN) (Products with 64 Kbytes of RAM).

Figure 1.8
Pin Assignment (64-pin HWQFN)

### 1.5.4 48-Pin LFQFP and 48-Pin HWQFN



Note: $\quad$ This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.9, List of Pin and Pin Functions (48-Pin LFQFP, 48-Pin HWQFN) (Products with 64 Kbytes of RAM).

Figure $1.9 \quad$ Pin Assignment (48-pin LFQFP) (Products with 64 Kbytes of RAM)


Note: $\quad$ This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.10, List of Pin and Pin Functions (48-Pin LFQFP) (Products with 48 Kbytes of RAM).

Figure 1.10 Pin Assignment (48-pin LFQFP) (Products with 48 Kbytes of RAM)


Note: We recommend connecting the exposed die pad to VSS.
Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.9, List of Pin and Pin Functions (48-Pin LFQFP, 48-Pin HWQFN) (Products with 64 Kbytes of RAM).

Figure 1.11
Pin Assignment (48-pin HWQFN)

### 1.6 List of Pin and Pin Functions

### 1.6.1 100-Pin LFQFP

Table 1.5 List of Pin and Pin Functions (100-Pin LFQFP) (1/6)
$\left.\begin{array}{l|l|l|l|l|l|l}\hline \begin{array}{l}\text { Pin } \\ \text { Number } \\ \text { 100-Pin } \\ \text { LFQFP }\end{array} & \begin{array}{l}\text { Power Supply } \\ \text { Clock } \\ \text { Control }\end{array} & & \text { I/O Port }\end{array} \quad \begin{array}{l}\text { Timer } \\ \text { (MTU, GPTW, TMR, POE, } \\ \text { POEG, CAC, CMTW) }\end{array}\right)$

Table 1.5 List of Pin and Pin Functions (100-Pin LFQFP) (2/6)
$\left.\begin{array}{l|l|l|l|l|l}\hline \begin{array}{l}\text { Pin } \\ \text { Number } \\ \text { 100-Pin } \\ \text { LFQFP }\end{array} & \begin{array}{l}\text { Power Supply } \\ \text { Clock } \\ \text { System } \\ \text { Control }\end{array} & \text { I/O Port }\end{array} \quad \begin{array}{l}\text { Timer } \\ \text { (MTU, GPTW, TMR, POE, } \\ \text { POEG, CAC, CMTW) }\end{array}\right)$

Table 1.5 List of Pin and Pin Functions (100-Pin LFQFP) (3/6)
$\left.\begin{array}{l|l|l|l|l|l|l}\hline \begin{array}{l}\text { Pin } \\ \text { Number } \\ \text { 100-Pin } \\ \text { LFQFP } \\ \text { Clock } \\ \text { System } \\ \text { Control }\end{array} & \text { I/O Port }\end{array} \quad \begin{array}{l}\text { Timer } \\ \text { (MTU, GPTW, TMR, POE, } \\ \text { POEG, CAC, CMTW) }\end{array}\right)$

Table 1.5 List of Pin and Pin Functions (100-Pin LFQFP) (4/6)
$\left.\begin{array}{l|l|l|l|l|l}\hline \begin{array}{l}\text { Pin } \\ \text { Number } \\ \text { 100-Pin } \\ \text { LFQFP }\end{array} & \begin{array}{l}\text { Power Supply } \\ \text { Clock } \\ \text { Constrol }\end{array} & \text { I/O Port }\end{array} \quad \begin{array}{l}\text { Timer } \\ \text { (MTU, GPTW, TMR, POE, } \\ \text { POEG, CAC, CMTW) }\end{array}\right)$

Table 1.5 List of Pin and Pin Functions (100-Pin LFQFP) (5/6)

| Pin <br> Number <br> 100-Pin <br> LFQFP | Power Supply <br> Clock <br> System <br> Control | I/O Port | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC, CMTW) | Communications (SCI, RSCI, RSPI, RSPIA, RIIC, RI3C, CANFD) | Interrupt <br> (IRQ, NMI) | Analog <br> (A/D, D/A, CMPC) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 67 |  | P22 | MTIC5W/MTCLKD/ MTIC5W\#/MTCLKD\#/ TMRI2/TMO4/MTIOC9B/ GTIV | $\begin{aligned} & \hline \text { RXD12/SMISO12/SSCL12/ } \\ & \text { RXDX12/RXD008/ } \\ & \text { SMISO008/SSCL008/ } \\ & \text { SCK008/TXDB008/MISOA/ } \\ & \text { MISOO/CRX0 } \end{aligned}$ | IRQ10 | ADTRG2\#I COMP2 |
| 68 |  | P21 | MTIOC9A/MTCLKA MTIOC9A\#/MTCLKA\#/ TMCI4/TMO6/GTIU | TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/TXD008/ TXDA008/SMOSIO08/ SSDA008/MOSIA/MOSIO | IRQ6 | AN217/ ADTRG1\#I COMP5 |
| 69 |  | P20 | MTIOC9C/MTCLKB/ MTIOC9C\#/MTCLKB\#/ TMRI4/TMO2/GTIW | CTS008\#/RTS008\#/SS008\#/ RXD008/SMISO008/ SSCL008/DE008/RSPCKA/ RSPCK0 | IRQ7 | AN216/ ADTRGO\#I COMP4 |
| 70 |  | P65 |  |  | IRQ9 | $\begin{array}{\|l\|} \hline \text { AN211/ } \\ \text { CMPC53/DA1 } \end{array}$ |
| 71 |  | P64 |  |  | IRQ8 | $\begin{aligned} & \text { AN210/ } \\ & \text { CMPC33/DA0 } \end{aligned}$ |
| 72 | AVCC2 |  |  |  |  |  |
| 73 | AVSS2 |  |  |  |  |  |
| 74 |  | P63 |  |  | IRQ7 | $\begin{aligned} & \text { AN209/ } \\ & \text { CMPC23 } \end{aligned}$ |
| 75 |  | P62 |  |  | IRQ6 | AN208/ CMPC43 |
| 76 |  | P61 |  |  | IRQ5 | AN207I CMPC13 |
| 77 |  | P60 |  |  | IRQ4 | AN206/ CMPC03 |
| 78 |  | P55 |  |  | IRQ3 | AN203/ CMPC32 |
| 79 |  | P54 |  |  | IRQ2 | AN202/ <br> CMPC22I <br> CVREFC1 |
| 80 |  | P53 |  |  | IRQ1 | AN201/ CMPC12/ CVREFCO |
| 81 |  | P52 |  |  | IRQ0 | AN200/ CMPC02 |
| 82 |  | P51 |  |  |  | AN205/ CMPC52 |
| 83 |  | P50 |  |  |  | AN204/ CMPC42 |
| 84 |  | P47 |  |  |  | AN103 |
| 85 |  | P46 |  |  |  | AN102/ CMPC50/ CMPC51 |
| 86 |  | P45 |  |  |  | AN101/ CMPC40/ CMPC41 |
| 87 |  | P44 |  |  |  | $\begin{aligned} & \hline \text { AN100/ } \\ & \text { CMPC30/ } \\ & \text { CMPC31 } \end{aligned}$ |
| 88 |  | P43 |  |  |  | AN003 |

Table 1.5 List of Pin and Pin Functions (100-Pin LFQFP) (6/6)

| Pin Number 100-Pin LFQFP | Power Supply <br> Clock <br> System <br> Control | I/O Port | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC, CMTW) | Communications (SCI, RSCI, RSPI, RSPIA, RIIC, RI3C, CANFD) | Interrupt <br> (IRQ, NMI) | Analog <br> (A/D, D/A, <br> CMPC) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 89 |  | P42 |  |  |  | AN002/ <br> CMPC20/ <br> CMPC21 |
| 90 |  | P41 |  |  |  | AN001/ CMPC10/ CMPC11 |
| 91 |  | P40 |  |  |  | AN000/ CMPC00/ CMPC01 |
| 92 | AVCC1 |  |  |  |  |  |
| 93 | AVCC0 |  |  |  |  |  |
| 94 | AVSSO |  |  |  |  |  |
| 95 | AVSS1 |  |  |  |  |  |
| 96 |  | P82 | MTIC5U/MTIC5U\#/TMO4 | SCK6/SCK12 | IRQ3 | COMP5 |
| 97 |  | P81 | MTIC5V/MTIC5V\#/TMCI4 | TXD6/SMOSI6/SSDA6/ TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12 |  | COMP4 |
| 98 |  | P80 | MTIC5W/MTIC5W\#/TMRI4 | RXD6/SMISO6/SSCL6/ RXD12/SMISO12/SSCL12/ RXDX12 | IRQ5 | COMP3 |
| 99 |  | P11 | MTIOC3A/MTCLKC/ MTIOC3A\#/MTCLKC\#I TMO3/POE9\#/MTIOC9D/ GTIOC3B/GTETRGA/ GTIOC3B\#/GTETRGC/ GTCPPOO/TOC3 | SCK009/SCK008/TXDB009 | IRQ1 |  |
| 100 |  | P10 | MTIOC9B/MTCLKD/ MTIOC9B\#/MTCLKD\#I TMRI3/POE12\#/GTIOC3A/ GTETRGB/GTIOC3A\#I GTETRGD/GTIV/TIC3 | CTS6\#/RTS6\#/SS6\#I TXD009/TXDA009/ SMOSIO09/SSDA009 | IRQ0 |  |

### 1.6.2 80-Pin LFQFP

Table 1.6 List of Pin and Pin Functions (80-Pin LFQFP) (1/5)

| Pin <br> Number <br> 80-Pin <br> LFQFP | Power Supply Clock <br> System Control | I/O Port | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC, CMTW) | Communications (SCI, RSCI, RSPI, RSPIA, RIIC, RI3C, CANFD) | Interrupt <br> (IRQ, NMI) | Analog <br> (A/D, D/A, CMPC) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | EMLE | PN7 | MTIOC9D/MTIOC9D\# |  | IRQ5 | ADST0 |
| 2 | VSS |  |  |  |  |  |
| 3 |  | P00 | MTIOC9A/MTIOC9A\#/ CACREF/GTIU/TIC3 | $\begin{aligned} & \text { RXD12/SMISO12/SSCL12/ } \\ & \text { RXDX12/RXD009/ } \\ & \text { SMISO009/SSCL009 } \end{aligned}$ | IRQ2 | ADST1/ COMP0 |
| 4 | VCL |  |  |  |  |  |
| 5 | MD/FINED | PN6 |  |  |  |  |
| 6 |  | P01 | MTIOC9C/MTIOC9C\#/ POE12\#/GTETRGA/ GTETRGB/GTETRGC/ GTETRGD/GTIW | TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/TXD009/ TXDA009/SMOSI009/ SSDA009 | IRQ4 | $\begin{aligned} & \text { ADST2/ } \\ & \text { COMP1 } \end{aligned}$ |
| 7 |  | PE4 | MTCLKC/MTCLKC\#/ POE10\#/GTETRGA/ GTETRGB/GTETRGC/ GTETRGD | SCK009/TXDB009 | IRQ1 |  |
| 8 |  | PE3 | MTCLKD/MTCLKD\#/ POE11\#/GTETRGA/ GTETRGB/GTETRGC/ GTETRGD | CTS009\#/RTS009\#/SS009\#/ DE009 | IRQ2 |  |
| 9 | RES\# |  |  |  |  |  |
| 10 | XTAL | P37 |  | RXD5/SMISO5/SSCL5 |  |  |
| 11 | VSS |  |  |  |  |  |
| 12 | EXTAL | P36 |  | TXD5/SMOSI5/SSDA5 |  |  |
| 13 | VCC |  |  |  |  |  |
| 14 |  | PE2 | POE10\# |  | NMI/IRQ0 |  |
| 15 | TRST\# | PD7 | MTIOC9A/MTIOC9A\#I TMRI1/TMRI5/GTIOCOA/ GTIOC3A/GTIOCOA\#I GTIOC3A\#/GTIU | TXD5/SMOSI5/SSDA5/ SCK009/TXD008/TXDA008/ SMOSIO08/SSDA008/ TXDB009/SSLA1/SSL01/ CTX0 | IRQ8 |  |
| 16 | TMS | PD6 | MTIOC9C/MTIOC9C\#I TMO1/GTIOC0B/GTIOC3B/ GTIOCOB\#/GTIOC3B\#I GTIW | CTS1\#/RTS1\#/SS1\#/ RXD12/SMISO12/SSCL12/ RXDX12/CTS011\#/ RTS011\#/SS011\#/DE011/ SSLA0/SSLOO | IRQ5 | ADST0 |
| 17 | TDI | PD5 | TMRIO/TMRI6/GTIOC1A/ GTETRGA/GTIOC1A\#I GTIOC7A | RXD1/SMISO1/SSCL1/ RXD011/SMISO011/ SSCL011/SSL00 | IRQ6 |  |
| 18 | TCK | PD4 | TMCIO/TMCI6/GTIOC1B/ GTETRGB/GTIOC1B\# | SCK1/TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12/ SCK011/TXDB011/SSL02 | IRQ2 |  |
| 19 | TDO | PD3 | TMOO/GTIOC2A/GTETRGC/ GTIOC2A\#/GTIOC7B | $\begin{aligned} & \hline \text { TXD1/SMOSI1/SSDA1/ } \\ & \text { TXD011/TXDA011/ } \\ & \text { SMOSI011/SSDA011/MOSI0 } \end{aligned}$ |  |  |
| 20 |  | PD2 | TMCI1/TMO4/GTIOC2B/ GTIOC0A/GTIOC2B\#/ GTIOCOA\# | SCK5/SCK008/TXDB008/ MOSIA/MOSIO |  |  |

Table 1.6 List of Pin and Pin Functions (80-Pin LFQFP) (2/5)
$\left.\begin{array}{l|l|l|l|l|l}\hline \begin{array}{l}\text { Pin } \\ \text { Number } \\ \text { 80-Pin } \\ \text { LFQFP }\end{array} & \begin{array}{l}\text { Power Supply } \\ \text { Clock } \\ \text { Constrol }\end{array} & & \text { I/O Port }\end{array} \quad \begin{array}{l}\text { Timer } \\ \text { (MTU, GPTW, TMR, POE, } \\ \text { POEG, CAC, CMTW) }\end{array}\right)$

Table 1.6 List of Pin and Pin Functions (80-Pin LFQFP) (3/5)
$\left.\begin{array}{l|l|l|l|l|l|l}\hline \begin{array}{l}\text { Pin } \\ \text { Number } \\ \text { 80-Pin } \\ \text { LFQFP } \\ \text { Clock } \\ \text { System } \\ \text { Control }\end{array} & \text { I/O Port }\end{array} \quad \begin{array}{l}\text { Timer } \\ \text { (MTU, GPTW, TMR, POE, } \\ \text { POEG, CAC, CMTW) }\end{array}\right)$

Table 1.6 List of Pin and Pin Functions (80-Pin LFQFP) (4/5)
$\left.\begin{array}{l|l|l|l|l|l}\hline \begin{array}{l}\text { Pin } \\ \text { Number } \\ \text { 80-Pin } \\ \text { LFQFP } \\ \text { Clock } \\ \text { System } \\ \text { Control }\end{array} & \text { I/O Port }\end{array} \quad \begin{array}{l}\text { Timer } \\ \text { (MTU, GPTW, TMR, POE, } \\ \text { POEG, CAC, CMTW) }\end{array}\right)$

Table 1.6 List of Pin and Pin Functions (80-Pin LFQFP) (5/5)

| Pin <br> Number <br> 80-Pin <br> LFQFP | Power Supply Clock System Control | I/O Port | Timer (MTU, GPTW, TMR, POE, POEG, CAC, CMTW) | Communications (SCI, RSCI, RSPI, RSPIA, RIIC, RI3C, CANFD) | Interrupt <br> (IRQ, NMI) | Analog <br> (A/D, D/A, <br> CMPC) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 72 |  | P42 |  |  |  | AN002/ CMPC20/ CMPC21 |
| 73 |  | P41 |  |  |  | AN001/ CMPC10/ CMPC11 |
| 74 |  | P40 |  |  |  | ANOOO CMPC00/ CMPC01 |
| 75 | AVCC1 |  |  |  |  |  |
| 76 | AVCC0 |  |  |  |  |  |
| 77 | AVSS0 |  |  |  |  |  |
| 78 | AVSS1 |  |  |  |  |  |
| 79 |  | P11 | MTIOC3A/MTCLKC/ MTIOC3A\#/MTCLKC\#I TMO3/POE9\#/MTIOC9D/ GTIOC3B/GTETRGA/ GTIOC3B\#/GTETRGC/ GTCPPOO/TOC3 | SCK009/SCK008/TXDB009 | IRQ1 |  |
| 80 |  | P10 | MTIOC9B/MTCLKD/ MTIOC9B\#/MTCLKD\#/ TMRI3/POE12\#/GTIOC3A/ GTETRGB/GTIOC3A\# GTETRGD/GTIV/TIC3 | CTS6\#/RTS6\#/SS6\#I TXD009/TXDA009/ SMOSI009/SSDA009 | IRQ0 |  |

### 1.6.3 64-Pin LFQFP, 64-Pin HWQFN (Products with 64 Kbytes of RAM)

Table 1.7 List of Pin and Pin Functions (64-Pin LFQFP, 64-Pin HWQFN) (Products with 64 Kbytes of RAM) (1/4)
$\left.\begin{array}{l|l|l|l|l|l|l}\hline \begin{array}{l}\text { Pin } \\ \text { Number } \\ \text { 64-Pin } \\ \text { LFQFP, } \\ \text { HWQFN } \\ \text { Power Supply } \\ \text { System } \\ \text { Control }\end{array} & & \text { l/O Port }\end{array} \quad \begin{array}{l}\text { Timer } \\ \text { (MTU, GPTW, TMR, POE, } \\ \text { POEG, CAC, CMTW) }\end{array}\right)$

Table 1.7 List of Pin and Pin Functions (64-Pin LFQFP, 64-Pin HWQFN) (Products with 64 Kbytes of RAM) (2/4)

| Pin <br> Number <br> 64-Pin <br> LFQFP, <br> HWQFN | Power Supply Clock System Control | I/O Port | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC, CMTW) | Communications <br> (SCI, RSCI, RSPI, RSPIA, RIIC, RI3C, CANFD) | Interrupt <br> (IRQ, NMI) | Analog $\begin{aligned} & \text { (A/D, D/A, } \\ & \text { CMPC) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 19 |  | PB4 | POE8\#/GTETRGA/ GTETRGB/GTETRGC/ GTETRGD/GTCPPOO | CTS5\#/RTS5\#/SS5\#/ <br> RXD12/SMISO12/SSCL12/ <br> RXDX12/CTS011\# <br> RTS011\#/SS011\#/SCK011/ <br> TXDB011/MISOA/SSL01/ CRX0 | IRQ3 |  |
| 20 |  | PB3 | MTIOCOA/MTIOCOA\#I CACREF/GTIU/TOC1 | SCK6/TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12/ <br> CTS009\#/RTS009\#/SS009\#/ DE009/RSPCKA/CTX0 | IRQ9 |  |
| 21 |  | PB2 | MTIOCOB/MTIOCOB\#/ TMRIO/GTADSM0/ GTIOC7A/GTIOC7A\#/GTIV/ TIC1 | TXD6/SMOSI6/SSDA6/ SDAO/SDA00 |  | ADSM0 |
| 22 |  | PB1 | MTIOC0C/MTIOCOC\#I TMCIO/GTADSM1/ GTIOC7B/GTIOC7B\#/GTIW/ TOC2 | RXD6/SMISO6/SSCL6/ SCLO/SCLOO | IRQ4 | ADSM1 |
| 23 |  | PB0 | MTIOCOD/MTIOCOD\#/ TMOO/TIC2 | TXD6/SMOSI6/SSDA6/ <br> TXD008/TXDA008/ <br> SMOSI008/SSDA008/ <br> CTS011\#/RTS011\#/SS011\#I <br> DE011/MOSIA/MOSIO | IRQ8 | ADTRG2\# |
| 24 | VCC |  |  |  |  |  |
| 25 |  | P96 | POE4\#/GTETRGA/ GTETRGB/GTETRGC/ GTETRGD/GTCPPO4 | CTS008\#/RTS008\#/SS008\#/ DE008/SSL03/RSPCK0 | IRQ4 |  |
| 26 | VSS |  |  |  |  |  |
| 27 |  | P95 | MTIOC6B/MTIOC1A/ MTIOC6B\#/MTIOC1A\#I TMCI3/GTIOC4A/GTIOC7A/ GTIOC4A\#/GTIOC7A\#/ GTOUUP | RXD6/SMISO6/SSCL6/ RXD008/SMISO008/ SSCL008/MISOA/SSL02/ MISOO | IRQ1 | ADTRG1\# |
| 28 |  | P94 | MTIOC7A/MTIOC2A/ MTIOC7A\#/MTIOC2A\#I TMRI7/GTIOC5A/ GTADSM0/GTIOC5A\#I GTOVUP | $\begin{aligned} & \text { TXD009/TXDA009/ } \\ & \text { SMOSI009/SSDA009/ } \\ & \text { SCK008/TXDB008/SSLA0/ } \\ & \text { SSL00 } \end{aligned}$ |  |  |
| 29 |  | P93 | MTIOC7B/MTIOC6A/ MTIOC7B\#/MTIOC6A\#I TMO4/GTIOC6A/GTIOC6A\#/ GTOWUP | TXD009/TXDA009/ SMOSI009/SSDA009/ RXD011/SMISO011/ SSCL011/SSLA2/SSL02/ MOSIO/CRX0 | IRQ14 | ADTRG0\# |
| 30 |  | P92 | MTIOC6D/MTIOC6C/ MTIOC6D\#/MTIOC6C\#/ TMO2/GTIOC4B/GTIOC7B/ GTIOC4B\#/GTIOC7B\#/ GTOULO | SCK009/TXD011/TXDA011/ SMOSI011/SSDA011/ TXDB009/SSLA3/SSL03/ MISOO/CTXO |  |  |
| 31 |  | P91 | MTIOC7C/MTIOC7C\#/ GTIOC5B/GTIOC5B\#I GTOVLO | RXD5/SMISO5/SSCL5/ RSPCK0 |  |  |
| 32 |  | P90 | MTIOC7D/MTIOC7D\#I GTIOC6B/GTIOC6B\#I GTOWLO | TXD5/SMOSI5/SSDA5/ SSL01 |  |  |

Table 1.7 List of Pin and Pin Functions (64-Pin LFQFP, 64-Pin HWQFN) (Products with 64 Kbytes of RAM) (3/4)

| Pin <br> Number <br> 64-Pin <br> LFQFP, <br> HWQFN | Power Supply Clock System Control | I/O Port | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC, CMTW) | Communications <br> (SCI, RSCI, RSPI, RSPIA, RIIC, RI3C, CANFD) | Interrupt <br> (IRQ, NMI) | Analog $\begin{aligned} & \text { (A/D, D/A, } \\ & \text { CMPC) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 33 |  | P76 | MTIOC4D/MTIOC4D\#/ GTIOC2B/GTIOC6B/ GTIOC2B\#/GTIOC6B\#I GTOWLO | SSL03 |  |  |
| 34 |  | P75 | MTIOC4C/MTIOC4C\#/ GTIOC1B/GTIOC5B/ GTIOC1B\#/GTIOC5B\#/ GTOVLO | SSL02 |  |  |
| 35 |  | P74 | MTIOC3D/MTIOC3D\#/ GTIOC0B/GTIOC4B/ GTIOC0B\#/GTIOC4B\#I GTOULO | SSL01 |  |  |
| 36 |  | P73 | MTIOC4B/MTIOC4B\#/ GTIOC2A/GTIOC6A/ GTIOC2A\#/GTIOC6A\#/ GTOWUP | SSL00 |  |  |
| 37 |  | P72 | MTIOC4A/MTIOC4A\#I GTIOC1A/GTIOC5A/ GTIOC1A\#/GTIOC5A\#/ GTOVUP | MOSIO |  |  |
| 38 |  | P71 | MTIOC3B/MTIOC3B\#I GTIOCOA/GTIOC4A/ GTIOC0A\#/GTIOC4A\#I GTOUUP | MISOO |  |  |
| 39 |  | P70 | MTIOCOA/MTCLKC/ MTIOCOA\#/MTCLKC\#/ TMRI6/POE0\#/GTETRGA/ GTETRGB/GTETRGC/ GTETRGD/GTCPPO0 | $\begin{aligned} & \text { SCK5/CTS009\#/RTS009\#/ } \\ & \text { SS009\#/DE009/SSLA0/ } \\ & \text { RSPCK0 } \end{aligned}$ | IRQ5 |  |
| 40 | VCC |  |  |  |  |  |
| 41 | VSS |  |  |  |  |  |
| 42 |  | P22 | MTIC5W/MTCLKD/ MTIC5W\#/MTCLKD\#/ TMRI2/TMO4/MTIOC9B/ GTIV | RXD12/SMISO12/SSCL12/ RXDX12/RXD008/ SMISO008/SSCL008/ SCK008/TXDB008/MISOA/ MISO0/CRX0 | IRQ10 | ADTRG2\#I COMP2 |
| 43 |  | P21 | MTIOC9A/MTCLKA/ MTIOC9A\#/MTCLKA\#/ TMCI4/TMO6/GTIU | TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/TXD008/ TXDA008/SMOSI008/ SSDA008/MOSIA/MOSI0 | IRQ6 | AN217/ ADTRG1\#/ COMP5 |
| 44 |  | P20 | MTIOC9C/MTCLKB/ MTIOC9C\#/MTCLKB\#/ TMRI4/TMO2/GTIW | CTS008\#/RTS008\#/SS008\#/ RXD008/SMISO008/ SSCL008/DE008/RSPCKA/ RSPCK0 | IRQ7 | AN216/ ADTRGO\#/ COMP4 |
| 45 |  | P65 |  |  | IRQ9 | AN211/ CMPC53/DA1 |
| 46 |  | P64 |  |  | IRQ8 | $\begin{aligned} & \text { AN210/ } \\ & \text { CMPC33/DA0 } \end{aligned}$ |
| 47 | AVCC2 |  |  |  |  |  |
| 48 | AVSS2 |  |  |  |  |  |
| 49 |  | P54 |  |  | IRQ2 | AN202/ <br> CMPC22/ <br> CVREFC1 |

Table 1.7 List of Pin and Pin Functions (64-Pin LFQFP, 64-Pin HWQFN) (Products with 64 Kbytes of RAM) (4/4)

| Pin <br> Number <br> 64-Pin <br> LFQFP, <br> HWQFN | Power Supply <br> Clock <br> System <br> Control | I/O Port | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC, CMTW) | Communications <br> (SCI, RSCI, RSPI, RSPIA, RIIC, RI3C, CANFD) | Interrupt <br> (IRQ, NMI) | Analog <br> (A/D, D/A, <br> CMPC) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 50 |  | P53 |  |  | IRQ1 | AN201/ CMPC12/ CVREFCO |
| 51 |  | P52 |  |  | IRQ0 | $\begin{aligned} & \text { AN200/ } \\ & \text { CMPC02 } \end{aligned}$ |
| 52 |  | P47 |  |  |  | AN103 |
| 53 |  | P46 |  |  |  | AN102/ CMPC50/ CMPC51 |
| 54 |  | P45 |  |  |  | AN101/ CMPC40/ CMPC41 |
| 55 |  | P44 |  |  |  | AN100/ CMPC30/ CMPC31 |
| 56 |  | P43 |  |  |  | AN003 |
| 57 |  | P42 |  |  |  | AN002/ <br> CMPC20/ <br> CMPC21 |
| 58 |  | P41 |  |  |  | AN001/ CMPC10/ CMPC11 |
| 59 |  | P40 |  |  |  | ANOOO/ CMPC00/ CMPC01 |
| 60 | AVCC1 |  |  |  |  |  |
| 61 | AVCC0 |  |  |  |  |  |
| 62 | AVSS0 |  |  |  |  |  |
| 63 | AVSS1 |  |  |  |  |  |
| 64 |  | P11 | MTIOC3A/MTCLKC/ MTIOC3A\#/MTCLKC\#I TMO3/POE9\#/MTIOC9D/ GTIOC3B/GTETRGA/ GTIOC3B\#/GTETRGC/ GTCPPO0/TOC3 | SCK009/SCK008/TXDB009 | IRQ1 |  |

### 1.6.4 64-Pin LFQFP (Products with 48 Kbytes of RAM)

Table $1.8 \quad$ List of Pin and Pin Functions (64-Pin LFQFP) (Products with 48 Kbytes of RAM) (1/4)

| Pin <br> Number <br> 64-Pin <br> LFQFP | Power Supply Clock <br> System Control | I/O Port | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC, CMTW) | Communications <br> (SCI, RSPI, RIIC, CANFD) | Interrupt <br> (IRQ, NMI) | Analog <br> (A/D, D/A, <br> CMPC) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | EMLE | PN7 | MTIOC9D/MTIOC9D\# |  | IRQ5 | ADST0 |
| 2 |  | P00 | MTIOC9A/MTIOC9A\#I CACREF/GTIU/TIC3 | $\begin{aligned} & \text { RXD12/SMISO12/SSCL12/ } \\ & \text { RXDX12 } \end{aligned}$ | IRQ2 | COMP0 |
| 3 | VCL |  |  |  |  |  |
| 4 | MD/FINED | PN6 |  |  |  |  |
| 5 |  | P01 | MTIOC9C/MTIOC9C\# POE12\#/GTETRGA/ GTETRGB/GTETRGC/ GTETRGD/GTIW | $\begin{aligned} & \text { TXD12/SMOSI12/SSDA12/ } \\ & \text { TXDX12/SIOX12 } \end{aligned}$ | IRQ4 | $\begin{aligned} & \text { ADST2/ } \\ & \text { COMP1 } \end{aligned}$ |
| 6 | RES\# |  |  |  |  |  |
| 7 | XTAL | P37 |  | RXD5/SMISO5/SSCL5 |  |  |
| 8 | VSS |  |  |  |  |  |
| 9 | EXTAL | P36 |  | TXD5/SMOSI5/SSDA5 |  |  |
| 10 | VCC |  |  |  |  |  |
| 11 |  | PE2 | POE10\# |  | NMI/IRQ0 |  |
| 12 | TRST\# | PD7 | MTIOC9A/MTIOC9A\#I TMRI1/TMRI5/GTIOCOA/ GTIOC3A/GTIOCOA\#I GTIOC3A\#/GTIU | $\begin{aligned} & \text { TXD5/SMOSI5/SSDA5/ } \\ & \text { SSLA1/CTX0 } \end{aligned}$ | IRQ8 |  |
| 13 | TMS | PD6 | MTIOC9C/MTIOC9C\#I TMO1/GTIOC0B/GTIOC3B/ GTIOCOB\#/GTIOC3B\#/ GTIW | CTS1\#/RTS1\#/SS1\#I RXD12/SMISO12/SSCL12/ RXDX12/SSLA0 | IRQ5 | ADSTO |
| 14 | TDI | PD5 | TMRIO/TMRI6/GTIOC1A/ GTETRGA/GTIOC1A\#/ GTIOC7A | RXD1/SMISO1/SSCL1 | IRQ6 |  |
| 15 | TCK | PD4 | TMCIO/TMCI6/GTIOC1B/ GTETRGB/GTIOC1B\# | SCK1/TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12 | IRQ2 |  |
| 16 | TDO | PD3 | TMOO/GTIOC2A/GTETRGC/ GTIOC2A\#/GTIOC7B | TXD1/SMOSI1/SSDA1 |  |  |
| 17 |  | PB6 | ```GTIOC2A/GTIOC3A/ GTIOC2A#/GTIOC3A#/ TOC0``` | RXD5/SMISO5/SSCL5/ RXD12/SMISO12/SSCL12/ RXDX12/CRX0 | IRQ2 |  |
| 18 |  | PB5 | GTIOC2B/GTIOC3B/ GTIOC2B\#/GTIOC3B\#/TICO | $\begin{aligned} & \hline \text { TXD5/SMOSI5/SSDA5/ } \\ & \text { TXD12/SMOSI12/SSDA12/ } \\ & \text { TXDX12/SIOX12/CTX0 } \end{aligned}$ |  |  |
| 19 |  | PB4 | POE8\#/GTETRGA/ GTETRGB/GTETRGC/ GTETRGD/GTCPPOO | CTS5\#/RTS5\#/SS5\#I RXD12/SMISO12/SSCL12/ RXDX12/MISOA/CRX0 | IRQ3 |  |
| 20 |  | PB3 | MTIOCOA/MTIOCOA\#I CACREF/GTIU/TOC1 | SCK6/TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12/ RSPCKA/CTX0 | IRQ9 |  |
| 21 |  | PB2 | MTIOCOB/MTIOCOB\#/ TMRIO/GTADSMO/ GTIOC7A/GTIOC7A\#/GTIV/ TIC1 | TXD6/SMOSI6/SSDA6/ SDA0 |  | ADSM0 |
| 22 |  | PB1 | MTIOC0C/MTIOC0C\#/ TMCIO/GTADSM1/ GTIOC7B/GTIOC7B\#/GTIW/ TOC2 | RXD6/SMISO6/SSCL6/SCL0 | IRQ4 | ADSM1 |

Table 1.8 List of Pin and Pin Functions (64-Pin LFQFP) (Products with 48 Kbytes of RAM) (2/4)

| Pin Number 64-Pin LFQFP | Power Supply Clock System Control | I/O Port | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC, CMTW) | Communications <br> (SCI, RSPI, RIIC, CANFD) | Interrupt <br> (IRQ, NMI) | Analog <br> (A/D, D/A, <br> CMPC) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 23 |  | PB0 | MTIOCOD/MTIOCOD\#I TMOO/TIC2 | TXD6/SMOSI6/SSDA6/ MOSIA | IRQ8 | ADTRG2\# |
| 24 | VCC |  |  |  |  |  |
| 25 |  | P96 | POE4\#/GTETRGA/ GTETRGB/GTETRGC/ GTETRGD/GTCPPO4 |  | IRQ4 |  |
| 26 | VSS |  |  |  |  |  |
| 27 |  | P95 | MTIOC6B/MTIOC1A/ MTIOC6B\#/MTIOC1A\#/ TMCI3/GTIOC4A/GTIOC7A/ GTIOC4A\#/GTIOC7A\#I GTOUUP | RXD6/SMISO6/SSCL6/ MISOA | IRQ1 |  |
| 28 |  | P94 | MTIOC7A/MTIOC2A/ MTIOC7A\#/MTIOC2A\#I TMRIT/GTIOC5A/ GTADSMO/GTIOC5A\#I GTOVUP | SSLA0 |  |  |
| 29 |  | P93 | MTIOC7B/MTIOC6A/ MTIOC7B\#/MTIOC6A\#I TMO4/GTIOC6A/GTIOC6A\#I GTOWUP | SSLA2/CRX0 | IRQ14 | ADTRG0\# |
| 30 |  | P92 | MTIOC6D/MTIOC6C/ MTIOC6D\#/MTIOC6C\#/ TMO2/GTIOC4B/GTIOC7B/ GTIOC4B\#/GTIOC7B\#I GTOULO | SSLA3/CTX0 |  |  |
| 31 |  | P91 | MTIOC7C/MTIOC7C\#I GTIOC5B/GTIOC5B\#I GTOVLO | RXD5/SMISO5/SSCL5 |  |  |
| 32 |  | P90 | MTIOC7D/MTIOC7D\#I GTIOC6B/GTIOC6B\#/ GTOWLO | TXD5/SMOSI5/SSDA5 |  |  |
| 33 |  | P76 | MTIOC4D/MTIOC4D\#/ GTIOC2B/GTIOC6B/ GTIOC2B\#/GTIOC6B\#/ GTOWLO |  |  |  |
| 34 |  | P75 | MTIOC4C/MTIOC4C\#I GTIOC1B/GTIOC5B/ GTIOC1B\#/GTIOC5B\#I GTOVLO |  |  |  |
| 35 |  | P74 | MTIOC3D/MTIOC3D\#I GTIOCOB/GTIOC4B/ GTIOCOB\#/GTIOC4B\#I GTOULO |  |  |  |
| 36 |  | P73 | MTIOC4B/MTIOC4B\#/ GTIOC2A/GTIOC6A/ GTIOC2A\#/GTIOC6A\#/ GTOWUP |  |  |  |
| 37 |  | P72 | MTIOC4A/MTIOC4A\#I GTIOC1A/GTIOC5A/ GTIOC1A\#/GTIOC5A\#I GTOVUP |  |  |  |
| 38 |  | P71 | MTIOC3B/MTIOC3B\#/ GTIOCOA/GTIOC4A/ GTIOC0A\#/GTIOC4A\#I GTOUUP |  |  |  |

Table 1.8 List of Pin and Pin Functions (64-Pin LFQFP) (Products with 48 Kbytes of RAM) (3/4)

| Pin <br> Number <br> 64-Pin <br> LFQFP | Power Supply Clock System Control | I/O Port | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC, CMTW) | Communications <br> (SCI, RSPI, RIIC, CANFD) | Interrupt <br> (IRQ, NMI) | Analog <br> (A/D, D/A, CMPC) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 39 |  | P70 | MTIOCOA/MTCLKC/ MTIOCOA\#/MTCLKC\#I TMRI6/POEO\#/GTETRGA/ GTETRGB/GTETRGC/ GTETRGD/GTCPPOO | SCK5/SSLA0 | IRQ5 |  |
| 40 | VCC |  |  |  |  |  |
| 41 | VSS |  |  |  |  |  |
| 42 |  | P22 | MTIC5W/MTCLKD/ MTIC5W\#/MTCLKD\#I TMRI2/TMO4/MTIOC9B/ GTIV | RXD12/SMISO12/SSCL12/ RXDX12/MISOA/CRXO | IRQ10 | ADTRG2\#I COMP2 |
| 43 |  | P21 | MTIOC9A/MTCLKA MTIOC9A\#/MTCLKA\#I TMCI4/TMO6/GTIU | $\begin{aligned} & \text { TXD12/SMOSI12/SSDA12/ } \\ & \text { TXDX12/SIOX12/MOSIA } \end{aligned}$ | IRQ6 | AN217/ COMP5 |
| 44 |  | P20 | MTIOC9C/MTCLKB/ MTIOC9C\#/MTCLKB\#/ TMRI4/TMO2/GTIW | RSPCKA | IRQ7 | AN216/ ADTRGO\#I COMP4 |
| 45 |  | P65 |  |  | IRQ9 | $\begin{aligned} & \text { AN211/ } \\ & \text { CMPC53/DA1 } \end{aligned}$ |
| 46 |  | P64 |  |  | IRQ8 | $\begin{array}{\|l\|} \hline \text { AN210/ } \\ \text { CMPC52/DA0 } \end{array}$ |
| 47 | AVCC2 |  |  |  |  |  |
| 48 | AVSS2 |  |  |  |  |  |
| 49 |  | P54 |  |  | IRQ2 | AN202/ <br> CMPC22/ <br> CVREFC1 |
| 50 |  | P53 |  |  | IRQ1 | AN201/ CMPC12/ CVREFC0 |
| 51 |  | P52 |  |  | IRQ0 | $\begin{aligned} & \text { AN200/ } \\ & \text { CMPC02 } \end{aligned}$ |
| 52 |  | P47 |  |  |  | AN206/ CMPC03 |
| 53 |  | P46 |  |  |  | AN006/ CMPC21 |
| 54 |  | P45 |  |  |  | AN005/ CMPC11 |
| 55 |  | P44 |  |  |  | AN004/ CMPC01 |
| 56 |  | P43 |  |  |  | AN003 CMPC23/ CMPC50 |
| 57 |  | P42 |  |  |  | AN002/ CMPC20 |
| 58 |  | P41 |  |  |  | AN001 CMPC10 |
| 59 |  | P40 |  |  |  | ANOOO CMPC13/ CMPC00 |
| 60 | NC |  |  |  |  |  |
| 61 | AVCCO |  |  |  |  |  |
| 62 | AVSS0 |  |  |  |  |  |

Table 1.8 List of Pin and Pin Functions (64-Pin LFQFP) (Products with 48 Kbytes of RAM) (4/4)

| Pin <br> Number 64-Pin <br> LFQFP | Power Supply <br> Clock <br> System <br> Control | I/O Port | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC, CMTW) | Communications <br> (SCI, RSPI, RIIC, CANFD) | Interrupt <br> (IRQ, NMI) | Analog <br> (A/D, D/A, <br> CMPC) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 63 | NC |  |  |  |  |  |
| 64 |  | P11 | MTIOC3A/MTCLKC/ MTIOC3A\#/MTCLKC\#I TMO3/POE9\#/MTIOC9D/ GTIOC3B/GTETRGA/ GTIOC3B\#/GTETRGC/ GTCPPOO/TOC3 |  | IRQ1 |  |

### 1.6.5 48-Pin LFQFP, 48-Pin HWQFN (Products with 64 Kbytes of RAM)

Table 1.9 List of Pin and Pin Functions (48-Pin LFQFP, 48-Pin HWQFN) (Products with 64 Kbytes of RAM)
(1/3)
$\left.\begin{array}{l|l|l|l|l|l|l}\hline \begin{array}{l}\text { Pin } \\ \text { Number } \\ \text { 48-Pin } \\ \text { LFQFP, } \\ \text { HWQFN } \\ \text { Clock } \\ \text { System } \\ \text { Control }\end{array} & & \text { I/O Port }\end{array} \quad \begin{array}{l}\text { Timer } \\ \text { (MTU, GPTW, TMR, POE, } \\ \text { POEG, CAC, CMTW) }\end{array}\right)$

Table 1.9 List of Pin and Pin Functions (48-Pin LFQFP, 48-Pin HWQFN) (Products with 64 Kbytes of RAM) (2/3)

| Pin <br> Number <br> 48-Pin <br> LFQFP, <br> HWQFN | Power Supply <br> Clock <br> System <br> Control | I/O Port | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC, CMTW) | Communications <br> (SCI, RSCI, RSPI, RSPIA, RIIC, RI3C, CANFD) | Interrupt <br> (IRQ, NMI) | Analog $\begin{aligned} & \text { (A/D, D/A, } \\ & \text { CMPC) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 19 |  | PB0 | MTIOCOD/MTIOCOD\#I TMOO/TIC2 | TXD6/SMOSI6/SSDA6/ TXD008/TXDA008/ SMOSI008/SSDA008/ CTS011\#/RTS011\#/SS011\#/ DE011/MOSIA/MOSIO | IRQ8 | ADTRG2\# |
| 20 |  | P95 | MTIOC6B/MTIOC1A/ MTIOC6B\#/MTIOC1A\#/ TMCI3/GTIOC4A/GTIOC7A/ GTIOC4A\#/GTIOC7A\#/ GTOUUP | RXD6/SMISO6/SSCL6/ RXD008/SMISO008/ SSCL008/MISOA/SSL02/ MISOO | IRQ1 | ADTRG1\# |
| 21 |  | P94 | MTIOC7A/MTIOC2A/ MTIOC7A\#/MTIOC2A\#I TMRI7/GTIOC5A/ GTADSM0/GTIOC5A\#/ GTOVUP | TXD009/TXDA009/ SMOSI009/SSDA009/ SCK008/TXDB008/SSLA0/ SSL00 |  |  |
| 22 |  | P93 | MTIOC7B/MTIOC6A/ MTIOC7B\#/MTIOC6A\#I TMO4/GTIOC6A/GTIOC6A\#/ GTOWUP | TXD009/TXDA009/ SMOSI009/SSDA009/ RXD011/SMISO011/ SSCL011/SSLA2/SSL02/ MOSIO/CRX0 | IRQ14 | ADTRG0\# |
| 23 |  | P92 | MTIOC6D/MTIOC6C/ MTIOC6D\#/MTIOC6C\#/ TMO2/GTIOC4B/GTIOC7B/ GTIOC4B\#/GTIOC7B\#/ GTOULO | SCK009/TXD011/TXDA011/ SMOSI011/SSDA011/ TXDB009/SSLA3/SSL03/ MISOO/CTXO |  |  |
| 24 |  | P91 | MTIOC7C/MTIOC7C\#/ GTIOC5B/GTIOC5B\#/ GTOVLO | RXD5/SMISO5/SSCL5/ RSPCKO |  |  |
| 25 |  | P76 | MTIOC4D/MTIOC4D\#I GTIOC2B/GTIOC6B/ GTIOC2B\#/GTIOC6B\#/ GTOWLO | SSL03 |  |  |
| 26 |  | P75 | MTIOC4C/MTIOC4C\#/ GTIOC1B/GTIOC5B/ GTIOC1B\#/GTIOC5B\#/ GTOVLO | SSL02 |  |  |
| 27 |  | P74 | MTIOC3D/MTIOC3D\#/ GTIOCOB/GTIOC4B/ GTIOCOB\#/GTIOC4B\#/ GTOULO | SSL01 |  |  |
| 28 |  | P73 | MTIOC4B/MTIOC4B\#/ GTIOC2A/GTIOC6A/ GTIOC2A\#/GTIOC6A\#/ GTOWUP | SSL00 |  |  |
| 29 |  | P72 | MTIOC4A/MTIOC4A\#I GTIOC1A/GTIOC5A/ GTIOC1A\#/GTIOC5A\#/ GTOVUP | MOSIO |  |  |
| 30 |  | P71 | MTIOC3B/MTIOC3B\#I GTIOC0A/GTIOC4A/ GTIOC0A\#/GTIOC4A\#I GTOUUP | MISOO |  |  |
| 31 | VCC |  |  |  |  |  |
| 32 | VSS |  |  |  |  |  |

Table 1.9 List of Pin and Pin Functions (48-Pin LFQFP, 48-Pin HWQFN) (Products with 64 Kbytes of RAM) (3/3)

| Pin <br> Number <br> 48-Pin <br> LFQFP, <br> HWQFN | Power Supply Clock System Control | I/O Port | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC, CMTW) | Communications <br> (SCI, RSCI, RSPI, RSPIA, RIIC, RI3C, CANFD) | Interrupt <br> (IRQ, NMI) | Analog $\begin{aligned} & \text { (A/D, D/A, } \\ & \text { CMPC) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 33 |  | P21 | MTIOC9A/MTCLKA/ MTIOC9A\#/MTCLKA\#/ TMCI4/TMO6/GTIU | TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/TXD008/ TXDA008/SMOSI008/ SSDA008/MOSIA/MOSIO | IRQ6 | AN217/ ADTRG1\#/ COMP5 |
| 34 |  | P20 | MTIOC9C/MTCLKB/ MTIOC9C\#/MTCLKB\#/ TMRI4/TMO2/GTIW | CTS008\#/RTS008\#/SS008\#/ RXD008/SMISO008/ SSCL008/DE008/RSPCKA/ RSPCKO | IRQ7 | AN216/ ADTRG0\#/ COMP4 |
| 35 | AVCC2 |  |  |  |  |  |
| 36 | AVSS2 |  |  |  |  |  |
| 37 |  | P62 |  |  | IRQ6 | AN208/ CMPC43 |
| 38 |  | P53 |  |  | IRQ1 | AN201/ CMPC12/ CVREFC0 |
| 39 |  | P52 |  |  | IRQ0 | AN200/ CMPC02 |
| 40 |  | P44 |  |  |  | AN100/ <br> CMPC30/ <br> CMPC31 |
| 41 |  | P43 |  |  |  | AN003 |
| 42 |  | P42 |  |  |  | AN002/ <br> CMPC20/ <br> CMPC21 |
| 43 |  | P41 |  |  |  | AN001/ <br> CMPC10/ <br> CMPC11 |
| 44 |  | P40 |  |  |  | AN000/ CMPC00/ CMPC01 |
| 45 | AVCCO/ <br> AVCC1 |  |  |  |  |  |
| 46 | AVSS0/AVSS1 |  |  |  |  |  |
| 47 |  | P11 | MTIOC3A/MTCLKC/ MTIOC3A\#/MTCLKC\#/ TMO3/POE9\#/MTIOC9D/ GTIOC3B/GTETRGA/ GTIOC3B\#/GTETRGC/ GTCPPO0/TOC3 | SCK009/SCK008/TXDB009 | IRQ1 |  |
| 48 |  | P10 | MTIOC9B/MTCLKD/ MTIOC9B\#/MTCLKD\#/ TMRI3/POE12\#/GTIOC3A/ GTETRGB/GTIOC3A\#/ GTETRGD/GTIV/TIC3 | CTS6\#/RTS6\#/SS6\#I TXD009/TXDA009/ SMOSI009/SSDA009 | IRQ0 |  |

### 1.6.6 48-Pin LFQFP (Products with 48 Kbytes of RAM)

Table 1.10 List of Pin and Pin Functions (48-Pin LFQFP) (Products with 48 Kbytes of RAM) (1/3)
$\left.\begin{array}{l|l|l|l|l|l|l}\hline \begin{array}{l}\text { Pin } \\ \text { Number } \\ \text { 48-Pin } \\ \text { LFQFP }\end{array} & \begin{array}{l}\text { Power Supply } \\ \text { Clock } \\ \text { System } \\ \text { Control }\end{array} & \text { I/O Port }\end{array} \quad \begin{array}{l}\text { Timer } \\ \text { (MTU, GPTW, TMR, POE, } \\ \text { POEG, CAC, CMTW) }\end{array}\right)$

Table 1.10 List of Pin and Pin Functions (48-Pin LFQFP) (Products with 48 Kbytes of RAM) (2/3)

| Pin Number 48-Pin LFQFP | Power Supply <br> Clock <br> System <br> Control | I/O Port | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC, CMTW) | Communications <br> (SCI, RSPI, RIIC, CANFD) | Interrupt <br> (IRQ, NMI) | Analog <br> (A/D, D/A, CMPC) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 21 |  | P94 | MTIOC7A/MTIOC2A/ MTIOC7A\#/MTIOC2A\#I TMRI7/GTIOC5A/ GTADSM0/GTIOC5A\#/ GTOVUP | SSLA0 |  |  |
| 22 |  | P93 | MTIOC7B/MTIOC6A/ MTIOC7B\#/MTIOC6A\#/ TMO4/GTIOC6A/GTIOC6A\#I GTOWUP | SSLA2/CRX0 | IRQ14 | ADTRGO\# |
| 23 |  | P92 | MTIOC6D/MTIOC6C/ MTIOC6D\#/MTIOC6C\#I TMO2/GTIOC4B/GTIOC7B/ GTIOC4B\#/GTIOC7B\#I GTOULO | SSLA3/CTX0 |  |  |
| 24 |  | P91 | MTIOC7C/MTIOC7C\#I GTIOC5B/GTIOC5B\#/ GTOVLO | RXD5/SMISO5/SSCL5 |  |  |
| 25 |  | P76 | MTIOC4D/MTIOC4D\#/ GTIOC2B/GTIOC6B/ GTIOC2B\#/GTIOC6B\#/ GTOWLO |  |  |  |
| 26 |  | P75 | MTIOC4C/MTIOC4C\#/ GTIOC1B/GTIOC5B/ GTIOC1B\#/GTIOC5B\#/ GTOVLO |  |  |  |
| 27 |  | P74 | MTIOC3D/MTIOC3D\#/ GTIOCOB/GTIOC4B/ GTIOC0B\#/GTIOC4B\#I GTOULO |  |  |  |
| 28 |  | P73 | MTIOC4B/MTIOC4B\#/ GTIOC2A/GTIOC6A/ GTIOC2A\#/GTIOC6A\#I GTOWUP |  |  |  |
| 29 |  | P72 | MTIOC4A/MTIOC4A\#I GTIOC1A/GTIOC5A/ GTIOC1A\#/GTIOC5A\#I GTOVUP |  |  |  |
| 30 |  | P71 | MTIOC3B/MTIOC3B\#/ GTIOCOA/GTIOC4A/ GTIOC0A\#/GTIOC4A\#I GTOUUP |  |  |  |
| 31 | VCC |  |  |  |  |  |
| 32 | VSS |  |  |  |  |  |
| 33 |  | P21 | MTIOC9A/MTCLKA/ MTIOC9A\#/MTCLKA\#/ TMCI4/TMO6/GTIU | $\begin{aligned} & \text { TXD12/SMOSI12/SSDA12/ } \\ & \text { TXDX12/SIOX12/MOSIA } \end{aligned}$ | IRQ6 | AN217/ COMP5 |
| 34 |  | P20 | MTIOC9C/MTCLKB/ MTIOC9C\#/MTCLKB\#/ TMRI4/TMO2/GTIW | RSPCKA | IRQ7 | AN216/ ADTRG0\#/ COMP4 |
| 35 | AVCC2 |  |  |  |  |  |
| 36 | AVSS2 |  |  |  |  |  |
| 37 |  | P62 |  |  | IRQ6 | AN208/ CMPC51 |

Table 1.10 List of Pin and Pin Functions (48-Pin LFQFP) (Products with 48 Kbytes of RAM) (3/3)

| $\begin{aligned} & \hline \text { Pin } \\ & \text { Number } \\ & \text { 48-Pin } \\ & \text { LFQFP } \end{aligned}$ | Power Supply Clock <br> System Control | I/O Port | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC, CMTW) | Communications <br> (SCI, RSPI, RIIC, CANFD) | Interrupt <br> (IRQ, NMI) | Analog <br> (A/D, D/A, <br> CMPC) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 38 |  | P53 |  |  | IRQ1 | AN201/ CMPC12/ CVREFCO |
| 39 |  | P52 |  |  | IRQ0 | $\begin{aligned} & \text { AN200/ } \\ & \text { CMPC02 } \end{aligned}$ |
| 40 |  | P44 |  |  |  | AN004/ CMPC01 |
| 41 |  | P43 |  |  |  | AN003/ <br> CMPC23/ <br> CMPC50 |
| 42 |  | P42 |  |  |  | $\begin{aligned} & \text { AN002/ } \\ & \text { CMPC20 } \end{aligned}$ |
| 43 |  | P41 |  |  |  | AN001/ CMPC10 |
| 44 |  | P40 |  |  |  | AN000/ <br> CMPC13/ <br> CMPC00 |
| 45 | AVCC0 |  |  |  |  |  |
| 46 | AVSS0 |  |  |  |  |  |
| 47 |  | P11 | MTIOC3A/MTCLKC/ MTIOC3A\#/MTCLKC\#I TMO3/POE9\#/MTIOC9D/ GTIOC3B/GTETRGA/ GTIOC3B\#/GTETRGC/ GTCPPO0/TOC3 |  | IRQ1 |  |
| 48 |  | P10 | MTIOC9B/MTCLKD/ MTIOC9B\#/MTCLKD\#I TMRI3/POE12\#/GTIOC3A/ GTETRGB/GTIOC3A\#I GTETRGD/GTIV/TIC3 | CTS6\#/RTS6\#/SS6\# | IRQ0 |  |

## 2. Electrical Characteristics

### 2.1 Absolute Maximum Ratings

Table 2.1 Absolute Maximum Rating
Conditions: VSS $=$ AVSSO $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}$

| Item |  | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage*1 |  | VCC | -0.3 to +6.5 | V |
| Analog power supply voltage*1 |  | AVCC0, AVCC1, AVCC2 | -0.3 to +6.5 | V |
| Input voltage | PB1 and PB2 | $V_{\text {in }}$ | -0.3 to +6.5 | V |
|  | P40 to P47, P50 to P55, and P60 to P65 |  | -0.3 to AVCC2 + 0.3 (up to 6.5) |  |
|  | Other than above |  | -0.3 to VCC +0.3 (up to 6.5) |  |
| Junction temperature |  | $\mathrm{T}_{\mathrm{j}}$ | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature |  | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.
Note 1. Insert capacitors with good frequency characteristics between each power supply pin and the ground. Specifically, place capacitors with a value around $0.1 \mu \mathrm{~F}$ as close as possible to every power supply pin, and use the shortest and thickest possible traces.

### 2.2 Recommended operating conditions

Table 2.2 Recommended operating conditions (1)

| Item |  | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage |  | VCC*1 | 2.7 | - | 5.5 | V |
|  |  | VSS | - | 0 | - |  |
| Analog power supply voltage*2 |  | AVCC0, AVCC1, AVCC2*1 | 3.0 | - | 5.5 | V |
|  |  | AVSS0, AVSS1, AVSS2 | - | 0 | - |  |
| Input voltage | PB1, PB2 | $V_{\text {in }}$ | -0.3 | - | 5.8 | V |
|  | P40 to P47, P50 to P55, and P60 to P65 |  | -0.3 | - | AVCC2 + 0.3 |  |
|  | Other than above |  | -0.3 | - | $\mathrm{VCC}+0.3$ |  |
| Operating temperature | D version | $\mathrm{T}_{\text {opr }}$ | -40 | - | 85 | ${ }^{\circ} \mathrm{C}$ |
|  | G version |  | -40 | - | 105 |  |
| Junction temperature | D version | $\mathrm{T}_{\mathrm{j}}$ | -40 | - | 105 | ${ }^{\circ} \mathrm{C}$ |
|  | G version |  | -40 | - | 125 |  |

Note 1. Comply with the following voltage condition: VCC $\leq$ AVCC0 = AVCC1 = AVCC2
Note 2. When not using any of the12-bit A/D converter (unit 0 to 2), 12-bit D/A converter, comparator C , or temperature sensor, connect AVCC0, AVCC1, and AVCC2 to VCC, and AVSS0, AVSS1, and AVSS2 to VSS, respectively. For details, refer to section 42.6.9, Voltage Range of Analog Power Supply Pins in the User's Manual: Hardware.

Table 2.3 Recommended operating conditions (2)

| Item | Symbol | Value |
| :---: | :---: | :---: |
| Decoupling capacitance to stabilize the internal voltage | $\mathrm{C}_{\mathrm{VCL}}$ | $0.47 \mu \mathrm{~F} \pm 30 \% * 1$ |

Note 1. Use a multilayer ceramic capacitor whose nominal capacitance is $0.47 \mu \mathrm{~F}$ and a capacitance tolerance is $\pm 30 \%$ or better.

### 2.3 DC Characteristics

Table 2.4 DC Characteristics (1)
Conditions: VCC = 2.7 to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V , VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}$,
$\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}$


Table 2.5 DC Characteristics (2)
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\text { VSS = AVSS0 = AVSS1 = AVSS2 = } 0 \mathrm{~V} \text {, }
$$

$$
\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item |  |  | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-level output voltage | P40 to P47, P50 to P55, and P60 to P65 |  | $\mathrm{V}_{\mathrm{OH}}$ | AVCC2 - 0.5 | - | - | V | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |
|  | P90 to P95, P71 to P76, P81, PB5, and PD3 |  |  | VCC - 1.0 | - | - |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-5.0 \mathrm{~mA} \\ & \mathrm{VCC}<4.0 \mathrm{~V} \end{aligned}$ <br> (when the large current output is set) |
|  |  |  | VCC - 1.1 | - | - |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-15.0 \mathrm{~mA} \\ & \mathrm{VCC} \geq 4.0 \mathrm{~V} \end{aligned}$ <br> (when the large current output is set) |
|  | RI3C pins |  |  | VCC - 0.27 | - | - |  | $\mathrm{l}_{\mathrm{OH}}=-3.0 \mathrm{~mA}$ |
|  | Other than above | Normal drive |  | VCC - 0.5 | - | - |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |
|  |  | High drive |  | VCC - 0.5 | - | - |  | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |
| Low-level output voltage | P40 to P47, P50 to P55, and P60 to P65 |  |  | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.5 | V | $\mathrm{l}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
|  | P90 to P95, P71 to P76, P81, PB5, and PD3 |  | - |  | - | 1.0 |  | $\mathrm{I}_{\mathrm{OL}}=15.0 \mathrm{~mA}$ <br> (when the large current output is set) |
|  | RIIC pins |  | - |  | - | 0.4 |  | $\mathrm{I}_{\mathrm{OL}}=3.0 \mathrm{~mA}$ |
|  |  |  | - |  | - | 0.6 |  | $\mathrm{l}_{\mathrm{OL}}=6.0 \mathrm{~mA}$ |
|  | RI3C pins |  | - |  | - | 0.27 |  | $\mathrm{l}_{\mathrm{OL}}=3.0 \mathrm{~mA}$ |
|  | Other than above | Normal drive | - |  | - | 0.5 |  | $\mathrm{l}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
|  |  | High drive | - |  | - | 0.5 |  | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| Input leakage current | RES\#, MD pin, PE | , and EMLE*1 | $\left\|l_{\text {in }}\right\|$ | - | - | 1.0 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {in }}=0 \mathrm{~V} \\ & V_{\text {in }}=V C C \end{aligned}$ |
| Three-state leakage current (off state) | RIIC pins |  | $\left\|\mathrm{I}_{\text {TSI }}\right\|$ | - | - | 5.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ |
|  | Other than above |  |  | - | - | 1.0 |  | $V_{\text {in }}=\mathrm{VCC}$ |
| Input pull-up resistors | P40 to P47, P50 to P55, and P60 to P65 |  | $\mathrm{R}_{\mathrm{PU}}$ | 10 | - | 100 | k $\Omega$ | $\begin{aligned} & \text { AVCC2 }=3.0 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {in }}=0 \mathrm{~V} \end{aligned}$ |
|  | Pins other than those above and PE2 |  |  | 10 | - | 100 |  | $\begin{aligned} & \mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {in }}=0 \mathrm{~V} \end{aligned}$ |
| Input pull-down resistors | EMLE |  | $\mathrm{R}_{\mathrm{PD}}$ | 10 | - | 100 | k $\Omega$ | $\mathrm{V}_{\text {in }}=\mathrm{VCC}=\mathrm{AVCC}$ |
| Input capacitance | RIIC pins |  | $\mathrm{C}_{\text {in }}$ | - | - | 16 | pF | $\mathrm{V}_{\text {bias }}=0 \mathrm{~V}$ |
|  | Other than above |  |  | - | - | 8 |  | $\begin{aligned} & V_{a m p}=20 \mathrm{mV} \\ & \mathrm{f}=1 \mathrm{MHz} \\ & \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| Output voltage of the VCL pin |  |  | $\mathrm{V}_{\mathrm{CL}}$ | - | 1.25 | - | V |  |

Note 1. The input leakage current value at the EMLE pin is only when $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$.

Table 2.6 DC Characteristics (3) (Products with 64 Kbytes of RAM)
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to $5.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{AVSSO}=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}$, $\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item |  |  |  | Symbol | D version |  | G version |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. | Max. | Typ. | Max. |  |  |
| Supply current*1 |  | Full operation*2 |  |  | $\mathrm{I}_{\mathrm{Cc}}{ }^{* 3}$ | - | 66 | - | 74 | mA | $\begin{aligned} & \hline \text { ICLK = } 120 \mathrm{MHz} \\ & \text { PCLKA }=120 \mathrm{MHz} \\ & \text { PCLKB }=60 \mathrm{MHz} \\ & \text { PCLKC }=120 \mathrm{MHz} \\ & \text { PCLKD }=60 \mathrm{MHz} \\ & \text { FCLK }=60 \mathrm{MHz} \end{aligned}$ |
|  |  | Normal operation | Peripheral module clocks are supplied ${ }^{* 4}$ | 22 |  | - | 22 | - |  |  |  |
|  |  |  | Peripheral module clocks are stopped*4, *5 | 11 |  | - | 11 | - |  |  |  |
|  |  | CoreMark | Peripheral module clocks are stopped*4, *5 | 18 |  | - | 18 | - |  |  |  |
|  |  | Sleep mode: Peripheral module clocks are supplied*4 |  | 18 |  | 36 | 18 | 44 |  |  |  |
|  |  | All module clock stop mode (reference value) |  | 8.1 |  | 22 | 8.1 | 29 |  |  |  |
|  |  | Increase current by BGO operation*6 |  | 16 |  | - | 16 | - |  |  |  |
|  |  | Increase current by operating Trusted Secure IP |  | 4.3 |  | 5.2 | 4.3 | 5.2 |  |  |  |
|  | Software standby mode |  |  | 0.9 |  | 8 | 0.9 | 13 |  |  |  |

Note 1. Supply current values are measured when all output pins are unloaded and all input pull-up resistors are disabled.
Note 2. Peripheral module clocks are supplied. This does not include operations as BGO (background operations).
Note 3. $\mathrm{I}_{\mathrm{CC}}$ depends on f (ICLK) as follows.

- D version product
$I_{\text {CC }}$ Max. $=0.417 \times f+16$ (full operation in normal operating mode)
$I_{\text {Cc }}$ Typ. $=0.144 \times f+5$ (normal operation in normal operating mode)
Cc Max. $=0.167 \times f+16$ (sleep mode)
- G version product

ICC Max. $=0.433 \times f+22$ (full operation in normal operating mode)
$I_{\text {CC }}$ Typ. $=0.144 \times f+5$ (normal operation in normal operating mode)
ICC Max. $=0.183 \times f+22$ (sleep mode)
Note 4. This does not include operations as BGO (background operations). Whether the peripheral module clocks are supplied or stopped is controlled only by the bit settings in the module stop control registers A to D.
Note 5. When peripheral module clocks are stopped, each clock frequency is set for division by 64, and the frequencies of FCLK, PCLKA, PCLKB, PCLKC, and PCLKD are the same.
Note 6. This is an increase caused by program/erase operation to the code flash memory or data flash memory during executing the user program.

Table 2.7 DC Characteristics (3) (Products with 48 Kbytes of RAM)
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to $5.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{AVSSO}=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}$, $\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item |  |  |  | Symbol | D version |  | G version |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. | Max. | Typ. | Max. |  |  |
| Supply current*1 |  | Full operation*2 |  |  | $\mathrm{I}_{\mathrm{CC}}{ }^{* 3}$ | - | 47 | - | 52 | mA | $\begin{aligned} & \hline \text { ICLK }=120 \mathrm{MHz} \\ & \text { PCLKA }=120 \mathrm{MHz} \\ & \text { PCLKB }=60 \mathrm{MHz} \\ & \text { PCLKC }=120 \mathrm{MHz} \\ & \text { PCLKD }=60 \mathrm{MHz} \\ & \text { FCLK }=60 \mathrm{MHz} \end{aligned}$ |
|  |  | Normal operation | Peripheral module clocks are supplied*4 | 17 |  | - | 17 | - |  |  |  |
|  |  |  | Peripheral module clocks are stopped*4, *5 | 10 |  | - | 10 | - |  |  |  |
|  |  | CoreMark | Peripheral module clocks are stopped*4, *5 | 16 |  | - | 16 | - |  |  |  |
|  |  | Sleep mode: Peripheral module clocks are supplied*4 |  | 13 |  | 25 | 13 | 29 |  |  |  |
|  |  | All module clock stop mode (reference value) |  | 7.4 |  | 16 | 7.4 | 20 |  |  |  |
|  |  | Increase current by BGO operation*6 |  | 12 |  | - | 12 | - |  |  |  |
|  | Software standby mode |  |  | 0.9 |  | 5 | 0.9 | 8 |  |  |  |

Note 1. Supply current values are measured when all output pins are unloaded and all input pull-up resistors are disabled.
Note 2. Peripheral module clocks are supplied. This does not include operations as BGO (background operations).
Note 3. I ${ }_{\mathrm{CC}}$ depends on $f$ (ICLK) as follows.

- D version product
$\mathrm{I}_{\text {CC }}$ Max. $=0.283 \times \mathrm{f}+13$ (full operation in normal operating mode)
$l_{\text {CC }}$ Typ. $=0.107 \times f+4.3$ (normal operation in normal operating mode)
ICC Max. $=0.100 \times f+13$ (sleep mode)
- G version product
$I_{\text {CC }}$ Max. $=0.285 \times f+17.8$ (full operation in normal operating mode)
$\mathrm{I}_{\mathrm{CC}}$ Typ. $=0.107 \times \mathrm{f}+4.3$ (normal operation in normal operating mode)
$I_{\text {CC }}$ Max. $=0.093 \times f+17.8$ (sleep mode)
Note 4. This does not include operations as BGO (background operations). Whether the peripheral module clocks are supplied or stopped is controlled only by the bit settings in the module stop control registers A to D.
Note 5. When peripheral module clocks are stopped, each clock frequency is set for division by 64, and the frequencies of FCLK, PCLKA, PCLKB, PCLKC, and PCLKD are the same.
Note 6. This is an increase caused by program/erase operation to the code flash memory or data flash memory during executing the user program.

Table 2.8 DC Characteristics (4)
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}$,
$\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item |  |  | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog power supply current | Unit 0 | During 12-bit A/D conversion (Channel-dedicated sample-and-hold circuits: operation for all channels; PGA: enabled for all channels) | $\mathrm{Al}_{\mathrm{CC}}$ | - | 2.7 | 6.1 | mA | $\begin{aligned} & \text { IAVCC0_AD + SH + } \\ & \text { PGA } \end{aligned}$ |
|  |  | During 12-bit A/D conversion (Channel-dedicated sample-and-hold circuits: operation for all channels; PGA: disabled for all channels) |  | - | 2.0 | 3.0 |  | IAVCCO_AD + SH |
|  |  | During 12-bit A/D conversion (Channel-dedicated sample-and-hold circuits: stopping of all channels; PGA: enabled for all channels) |  | - | 1.9 | 5.0 |  | IAVCC0_AD + PGA |
|  |  | During 12-bit A/D conversion (Channel-dedicated sample-and-hold circuits: stopping of all channels; PGA: disabled for all channels) |  | - | 1.0 | 1.5 |  | IAVCC0_AD |
|  | Unit 1 | During 12-bit A/D conversion (Channel-dedicated sample-and-hold circuits: operation for all channels; PGA: enabled for all channels) |  | - | 2.7 | 6.1 |  | $\begin{aligned} & \text { IAVCC1_AD + SH + } \\ & \text { PGA } \end{aligned}$ |
|  |  | During 12-bit A/D conversion (Channel-dedicated sample-and-hold circuits: operation for all channels; PGA: disabled for all channels) |  | - | 2.0 | 3.0 |  | IAVCC1_AD + SH |
|  |  | During 12-bit A/D conversion (Channel-dedicated sample-and-hold circuits: stopping of all channels; PGA: enabled for all channels) |  | - | 1.9 | 5.0 |  | IAVCC1_AD + PGA |
|  |  | During 12-bit A/D conversion (Channel-dedicated sample-and-hold circuits: stopping of all channels; PGA: disabled for all channels) |  | - | 1.0 | 1.5 |  | IAVCC1_AD |
|  | Unit 2 | During 12-bit A/D conversion with the temperature sensor operating |  | - | 1.0 | 1.5 |  | $\begin{aligned} & \text { IAVCC2_AD + } \\ & \text { TEMP } \end{aligned}$ |
|  |  | During 12-bit A/D conversion with the temperature sensor stopped |  | - | 0.9 | 1.4 |  | IAVCC2_AD |
|  | Compa | 6 channels) |  | - | 0.6 | 0.8 |  | IAVCC2_CMP |
|  | During | D/A conversion (2 channels) |  | - | 0.6 | 0.8 |  | IAVCC2_DA |
|  | Waitin tempe | 2-bit A/D, 12-bit D/A, Comparator C, and sensor conversion (all units) |  | - | 0.05 | 0.1 |  | $\begin{aligned} & \text { IAVCCO_AD + } \\ & \text { IAVCC1_AD + } \\ & \text { IAVCC2_AD + } \\ & \text { IAVCC2_DA } \end{aligned}$ |
|  | 12-bit senso | -bit D/A, Comparator C, and temperature module stop status (all units) |  | - | 0.3 | 11.1 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { IAVCCO_AD + } \\ & \text { IAVCC1_AD + } \\ & \text { IAVCC2_AD + } \\ & \text { IAVCC2_DA } \end{aligned}$ |
| RAM retention voltage |  |  | $\mathrm{V}_{\text {RAM }}$ | 2.7 | - | - | V |  |

Table 2.9 DC Characteristics (5)
Conditions: VCC = 2.7 to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V , VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}$,
$\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item |  | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCC ramp rate at power-on | At normal startup | SrVCC | 0.02 | - | 8 | ms/V |  |
|  | Voltage monitoring 0 reset enabled at startup*1, *2 |  | 0.02 | - | 20 |  |  |
| VCC ramp rate at power fluctuation |  | dt/dVCC | 1.0 | - | - | ms/V | When VCC change exceeds VCC $\pm 10 \%$ |

Note 1. When OFS1.LVDAS $=0$.
Note 2. Settings of the OFS1 register are not read in boot mode, so turn on the power supply voltage with a ramp rate at normal startup.


Figure 2.1 VCC Ramp Rate at Power-On

Table 2.10 Permissible Output Currents
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}$,
$\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item |  |  | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Permissible low-level output current (average value per pin) | All output pins (except for RIIC pins, P40 to P47, P50 to P55, and P60 to P65) | Normal drive*1 | $\mathrm{I}_{\text {OL }}$ | - | - | 2.0 | mA |
|  |  | High drive*2 |  | - | - | 2.0 |  |
|  |  | Large current output*3 |  | - | - | 15.0 |  |
|  | RIIC pins | Standard mode |  | - | - | 3 |  |
|  |  | Fast mode |  | - | - | 6 |  |
|  | P40 to P47, P50 to P55, and P60 to P65 |  |  | - | - | 2.0 |  |
| Permissible low-level output current (max. value per pin) | All output pins (except for RIIC pins, P40 to P47, P50 to P55, and P60 to P65) | Normal drive*1 |  | - | - | 4.0 |  |
|  |  | High drive*2 |  | - | - | 4.0 |  |
|  |  | High drive*2, *4 |  | - | - | 15.0 |  |
|  |  | Large current output*3 |  | - | - | 15.0 |  |
|  | RIIC pins | Standard mode |  | - | - | 3 |  |
|  |  | Fast mode |  | - | - | 6 |  |
|  | P40 to P47, P50 to P55, and P60 to P65 |  |  | - | - | 4.0 |  |
| Permissible low-level output current (total) | Total of all output pins |  | $\Sigma \mathrm{l}_{\mathrm{OL}}$ | - | - | 110 | mA |
| Permissible high-level output current (average value per pin) | All output pins (except for P40 to P47, P50 to P55, and P60 to P65) | Normal drive*1 | IOH | - | - | -2.0 | mA |
|  |  | High drive*2 |  | - | - | -2.0 |  |
|  |  | Large current output*3 |  | - | - | -5.0 |  |
|  |  | Large current output*3, *5 |  | - | - | -15.0 |  |
|  | P40 to P47, P50 to P55, and P60 to P65 |  |  | - | - | -2.0 |  |
| Permissible high-level output current (max. value per pin) | All output pins (except for P40 to P47, P50 to P55, and P60 to P65) | Normal drive*1 |  | - | - | -4.0 |  |
|  |  | High drive*2 |  | - | - | -4.0 |  |
|  |  | Large current output*3 |  | - | - | -5.0 |  |
|  |  | Large current output*3, *5 |  | - | - | -15.0 |  |
|  | P40 to P47, P50 to P55, and P60 to P65 |  |  | - | - | -4.0 |  |
| Permissible high-level output current (total) | Total of all output pins |  | $\Sigma \mathrm{I}_{\mathrm{OH}}$ | - | - | -35 | mA |

Caution: To protect the LSI's reliability, the output current values should not exceed the values in this table.
Note 1. The listed value applies when normal driving ability is set with a pin for which normal driving ability is selectable.
Note 2. The listed value applies when high driving ability is set with a pin for which normal driving ability is selectable, or when the pin to which high driving ability is fixed is in use.
Note 3. The listed value applies when large current output is set with a pin for which large current output ability is selectable.
Note 4. The listed value applies when VCC is at least 4.5 V .
Note 5. The listed value applies when VCC is at least 4.0 V .

Table 2.11 Standard Output Characteristics (1)
Conditions: $\mathrm{VCC}=\mathrm{AVCC}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=5.0 \mathrm{~V}$,

$$
\text { VSS }=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}
$$

| Item |  | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output high voltage | Normal drive output (all output pins) | $\mathrm{V}_{\mathrm{OH}}$ | - | 4.97 | - | V | $\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |
|  |  |  | - | 4.94 | - |  | $\mathrm{l}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |
|  |  |  | - | 4.87 | - |  | $\mathrm{l}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |
|  |  |  | - | 4.74 | - |  | $\mathrm{IOH}=-4.0 \mathrm{~mA}$ |
|  | High-drive output (P00, P01, P10, P11, P20 to P24, P27, P30 to P33, P70 to P76, P80 to P82, P90 to P96, PA0 to PA5, PB0, PB3 to PB7, PD0 to PD7, PE0, PE1, PE3 to PE5, and PN6) |  | - | 4.98 | - |  | $\mathrm{l}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |
|  |  |  | - | 4.97 | - |  | $\mathrm{l}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |
|  |  |  | - | 4.94 | - |  | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ |
|  |  |  | - | 4.87 | - |  | $\mathrm{IOH}=-4.0 \mathrm{~mA}$ |
|  | Large current output (P71 to P76, P81, P90 to P95, PB5, PD3) |  | - | 4.99 | - |  | $\mathrm{l}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |
|  |  |  | - | 4.98 | - |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |
|  |  |  | - | 4.96 | - |  | $\mathrm{l}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |
|  |  |  | - | 4.92 | - |  | $\mathrm{IOH}=-4.0 \mathrm{~mA}$ |
|  |  |  | - | 4.91 | - |  | $\mathrm{l}_{\mathrm{OH}}=-5.0 \mathrm{~mA}$ |
| Output low voltage | Normal drive output (all output pins) | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.02 | - | V | $\mathrm{l}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |
|  |  |  | - | 0.04 | - |  | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
|  |  |  | - | 0.09 | - |  | $\mathrm{l}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
|  |  |  | - | 0.18 | - |  | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |
|  | High-drive output (P00, P01, P10, P11, P20 to P24, P27, P30 to P33, P70 to P76, P80 to P82, P90 to P96, PA0 to PA5, PB0, PB3 to PB7, PD0 to PD7, PE0, PE1, PE3 to PE5, and PN6) |  | - | 0.01 | - |  | $\mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |
|  |  |  | - | 0.03 | - |  | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
|  |  |  | - | 0.05 | - |  | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
|  |  |  | - | 0.10 | - |  | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |
|  |  |  | - | 0.42 | - |  | $\mathrm{l}_{\mathrm{OL}}=15.0 \mathrm{~mA}$ |
|  | Large current output (P71 to P76, P81, P90 to P95, PB5, PD3) |  | - | 0.01 | - |  | $\mathrm{l}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |
|  |  |  | - | 0.02 | - |  | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
|  |  |  | - | 0.04 | - |  | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
|  |  |  | - | 0.07 | - |  | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |
|  |  |  | - | 0.09 | - |  | $\mathrm{I}_{\mathrm{OL}}=5.0 \mathrm{~mA}$ |
|  |  |  | - | 0.18 | - |  | $\mathrm{l}_{\mathrm{OL}}=10.0 \mathrm{~mA}$ |
|  |  |  | - | 0.28 | - |  | $\mathrm{l}_{\mathrm{OL}}=15.0 \mathrm{~mA}$ |

Table 2.12 Standard Output Characteristics (2)
Conditions: VCC = AVCC0 = AVCC1 = AVCC2 = 3.3 V,

$$
\text { VSS }=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}
$$

| Item |  | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output high voltage | Normal drive output (all output pins) | $\mathrm{V}_{\mathrm{OH}}$ | - | 3.26 | - | V | $\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |
|  |  |  | - | 3.22 | - |  | $\mathrm{IOH}=-1.0 \mathrm{~mA}$ |
|  |  |  | - | 3.13 | - |  | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ |
|  |  |  | - | 2.94 | - |  | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |
|  | High-drive output (P00, P01, P10, P11, P20 to P24, P27, P30 to P33, P70 to P76, P80 to P82, P90 to P96, PA0 to PA5, PB0, PB3 to PB7, PD0 to PD7, PE0, PE1, PE3 to PE5, and PN6) |  | - | 3.28 | - |  | $\mathrm{IOH}=-0.5 \mathrm{~mA}$ |
|  |  |  | - | 3.26 | - |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |
|  |  |  | - | 3.22 | - |  | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ |
|  |  |  | - | 3.13 | - |  | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |
|  | Large current output (P71 to P76, P81, P90 to P95, PB5, PD3) |  | - | 3.29 | - |  | $\mathrm{IOH}=-0.5 \mathrm{~mA}$ |
|  |  |  | - | 3.27 | - |  | $\mathrm{IOH}^{\text {a }}=-1.0 \mathrm{~mA}$ |
|  |  |  | - | 3.25 | - |  | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ |
|  |  |  | - | 3.20 | - |  | $\mathrm{IOH}=-4.0 \mathrm{~mA}$ |
|  |  |  | - | 3.17 | - |  | $\mathrm{I}_{\mathrm{OH}}=-5.0 \mathrm{~mA}$ |
| Output low voltage | Normal drive output (all output pins) | $\mathrm{V}_{\text {OL }}$ | - | 0.03 | - | V | $\mathrm{l}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |
|  |  |  | - | 0.06 | - |  | $\mathrm{l}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
|  |  |  | - | 0.12 | - |  | $\mathrm{l}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
|  |  |  | - | 0.25 | - |  | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |
|  | High-drive output (P00, P01, P10, P11, P20 to P24, P27, P30 to P33, P70 to P76, P80 to P82, P90 to P96, PA0 to PA5, PB0, PB3 to PB7, PD0 to PD7, PE0, PE1, PE3 to PE5, and PN6) |  | - | 0.02 | - |  | $\mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |
|  |  |  | - | 0.03 | - |  | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
|  |  |  | - | 0.07 | - |  | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
|  |  |  | - | 0.13 | - |  | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |
|  | Large current output (P71 to P76, P81, P90 to P95, PB5, PD3) |  | - | 0.01 | - |  | $\mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |
|  |  |  | - | 0.02 | - |  | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
|  |  |  | - | 0.05 | - |  | $\mathrm{l}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
|  |  |  | - | 0.09 | - |  | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |
|  |  |  | - | 0.11 | - |  | $\mathrm{I}_{\mathrm{OL}}=5.0 \mathrm{~mA}$ |
|  |  |  | - | 0.24 | - |  | $\mathrm{I}_{\mathrm{OL}}=10.0 \mathrm{~mA}$ |
|  |  |  | - | 0.36 | - |  | $\mathrm{I}_{\mathrm{OL}}=15.0 \mathrm{~mA}$ |

Table 2.13 Thermal Resistance Value (Reference)
Conditions: VCC = 2.7 to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}$,
$\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item | Package | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal resistance | 100-pin LFQFP (PLQP0100KB-B) | $\theta_{\mathrm{ja}}$ | - | - | 50.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | JESD51-2 and JESD51-7 compliant |
|  | 80-pin LFQFP (PLQP0080KB-B) |  | - | - | 47.7 |  |  |
|  | 64-pin LFQFP (PLQP0064KB-C) |  | - | - | 51.9 |  |  |
|  | 64-pin HWQFN (PWQN0064KF-A) |  | - | - | 18.4*1 |  |  |
|  | 48-pin LFQFP (PLQP0048KB-B) |  | - | - | 60.8 |  |  |
|  | 48-pin HWQFN (PWQN0048KC-A) |  | - | - | 19.5*1 |  |  |
|  | 100-pin LFQFP (PLQP0100KB-B) | $\Psi_{j \mathrm{t}}$ | - | - | 1.39 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | JESD51-2 and JESD51-7 compliant |
|  | 80-pin LFQFP (PLQP0080KB-B) |  | - | - | 1.39 |  |  |
|  | 64-pin LFQFP (PLQP0064KB-C) |  | - | - | 1.88 |  |  |
|  | 64-pin HWQFN (PWQN0064KF-A) |  | - | - | $0.12{ }^{* 1}$ |  |  |
|  | 48-pin LFQFP (PLQP0048KB-B) |  | - | - | 2.38 |  |  |
|  | 48-pin HWQFN (PWQN0048KC-A) |  | - | - | 0.12*1 |  |  |

Note: $\quad$ The values are reference values when the 4-layer printed circuit board is used. Thermal resistance depends on the number of layers and size of the board. For details, refer to the JEDEC standards.
Note 1. The listed value applies when the exposed die pad is connected to VSS.

### 2.4 AC Characteristics

Table 2.14 Operating Frequency
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V , $\mathrm{VSS}=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}$,

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System clock (ICLK) | f | - | - | 120 | MHz |  |
| Peripheral module clock (PCLKA) |  | - | - | 120 |  |  |
| Peripheral module clock (PCLKB) |  | - | - | 60 |  |  |
| Peripheral module clock (PCLKC) |  | - | - | 120 |  |  |
| Peripheral module clock (PCLKD) |  | $8^{* 1}$ | - | 60 |  | AVCC0 $=\mathrm{AVCC} 1=\mathrm{AVCC} 2 \geq 4.5 \mathrm{~V}$ |
|  |  | 8*1 | - | 40 |  | AVCC0 $=$ AVCC1 $=$ AVCC2 $<4.5 \mathrm{~V}$ |
| Flash-IF clock (FCLK) |  | 4*2 | - | 60 |  |  |

Note 1. This restriction is only applied when a 12 -bit A/D converter is to be used.
Note 2. This restriction is only applied when flash memory is to be programmed or erased.

### 2.4.1 Reset Timing

Table 2.15 Reset Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\text { VSS = AVSS0 = AVSS1 = AVSS2 = } 0 \mathrm{~V} \text {, }
$$

$$
\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item |  | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RES\# pulse width | Power-on | $\mathrm{t}_{\text {RESWP }}$ | 2.0 | - | - | ms | Figure 2.2 |
|  | Software standby mode | $\mathrm{t}_{\text {RESWS }}$ | 0.3 | - | - |  | Figure 2.3 |
|  | Programming or erasure of the code flash memory, or programming, erasure or blank checking of the data flash memory | $t_{\text {RESWF }}$ | 200 | - | - | $\mu \mathrm{s}$ |  |
|  | Other than above | $t_{\text {RESW }}$ | 200 | - | - |  |  |
| Waiting time after release from the RES\# pin reset |  | $\mathrm{t}_{\text {RESWT }}$ | 70 | - | 71 | $\mathrm{t}_{\text {Lcyc }}$ | Figure 2.2 |
| Internal reset time (independent watchdog timer reset, watchdog timer reset, software reset) |  | $\mathrm{t}_{\text {RESW2 }}$ | 116 | - | 124 | $\mathrm{t}_{\text {Lcyc }}$ |  |



Figure 2.2 Reset Input Timing at Power-On


Figure 2.3 Reset Input Timing

### 2.4.2 Clock Timing

Table 2.16 EXTAL Clock Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\text { VSS }=\text { AVSS0 }=\text { AVSS1 }=\mathrm{AVSS} 2=0 \mathrm{~V},
$$

$$
\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test <br> Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| EXTAL external clock input cycle time | $\mathrm{t}_{\mathrm{EX} \times \mathrm{cyc}}$ | 41.66 | - | - | ns | Figure 2.4 |
| EXTAL external clock input frequency | $\mathrm{f}_{\mathrm{EXMAIN}}$ | - | - | 24 | MHz |  |
| EXTAL external clock input high pulse width | $\mathrm{t}_{\mathrm{EXH}}$ | 15.83 | - | - | ns |  |
| EXTAL external clock input low pulse width | $\mathrm{t}_{\mathrm{EXL}}$ | 15.83 | - | - | ns |  |
| EXTAL external clock rising time | $\mathrm{t}_{\mathrm{EXr}}$ | - | - | 5 | ns |  |
| EXTAL external clock falling time | $\mathrm{t}_{\mathrm{EXf}}$ | - | - | 5 | ns |  |



Figure 2.4 EXTAL External Clock Input Timing

Table 2.17 Main Clock Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
$\mathrm{VSS}=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}$,
$\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test <br> Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Main clock oscillation frequency | $\mathrm{f}_{\text {MAIN }}$ | 8 | - | 24 | MHz |  |
| Main clock oscillator stabilization time (crystal) | $\mathrm{t}_{\text {MAINOSC }}$ | - | - | $-* 1$ | ms | Figure 2.5 |
| Main clock oscillation stabilization wait time (crystal) | $\mathrm{t}_{\text {MAINOSCWT }}$ | - | - | $-* 2$ | ms |  |

Note 1. When using a main clock, ask the manufacturer of the oscillator to evaluate its oscillation. Refer to the results of evaluation provided by the manufacturer for the oscillation stabilization time.
Note 2. The number of cycles selected by the value of the MOSCWTCR.MSTS[7:0] bits determines the main clock oscillation stabilization wait time in accord with the formula below.
$\mathrm{t}_{\text {MAINOSCWT }}=[(\mathrm{MSTS}[7: 0]$ bits $\times 32)+7] / \mathrm{f}_{\text {LOCO }}$


Figure 2.5 Main Clock Oscillation Start Timing

Table 2.18 LOCO and IWDT-Dedicated Low-Speed Clock Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\text { VSS = AVSS0 = AVSS1 = AVSS2 = } 0 \mathrm{~V} \text {, }
$$

$$
\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test <br> Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| LOCO clock cycle time | $\mathrm{t}_{\text {Lcyc }}$ | 3.78 | 4.16 | 4.63 | $\mu \mathrm{~s}$ |  |
| LOCO clock oscillation frequency | $\mathrm{f}_{\text {LOCO }}$ | $216(-10 \%)$ | 240 | $264(+10 \%)$ | kHz |  |
| LOCO clock oscillation stabilization time | $\mathrm{t}_{\text {LOCOWT }}$ | - | - | 44 | $\mu \mathrm{~s}$ | Figure 2.6 |
| IWDT-dedicated low-speed clock cycle time | $\mathrm{t}_{\text {ILcyc }}$ | 7.57 | 8.33 | 9.26 | $\mu \mathrm{~s}$ |  |
| IWDT-dedicated low-speed clock oscillation <br> frequency | $\mathrm{f}_{\text {ILOCO }}$ | $108(-10 \%)$ | 120 | $132(+10 \%)$ | kHz |  |
| IWDT-dedicated low-speed clock oscillation <br> stabilization wait time | $\mathrm{t}_{\text {ILOCOWT }}$ | - | 142 | 190 | $\mu \mathrm{~s}$ | Figure 2.7 |



Figure 2.6 LOCO Clock Oscillation Start Timing


Figure 2.7 IWDT-dedicated Low-Speed Clock Oscillation Start Timing

Table 2.19 HOCO Clock Timing
Conditions: VCC = 2.7 to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\text { VSS = AVSS0 = AVSS1 = AVSS2 = } 0 \mathrm{~V} \text {, }
$$

$$
\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test <br> Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HOCO clock oscillation frequency | $\mathrm{f}_{\mathrm{Hoco}}$ | 15.84 (-1.0\%) | 16 | 16.16 (+1.0\%) | MHz | $-20^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{a}}$ |
|  |  | 17.82 (-1.0\%) | 18 | 18.18 (+1.0\%) |  |  |
|  |  | 19.80 (-1.0\%) | 20 | 20.20 (+1.0\%) |  |  |
|  |  | 15.76 (-1.5\%) | 16 | 16.24 (+1.5\%) |  | $\mathrm{T}_{\mathrm{a}}<-20^{\circ} \mathrm{C}$ |
|  |  | 17.73 (-1.5\%) | 18 | 18.27 (+1.5\%) |  |  |
|  |  | 19.70 (-1.5\%) | 20 | 20.30 (+1.5\%) |  |  |
| HOCO clock oscillation stabilization wait time | $\mathrm{t}_{\text {Hocowt }}$ | - | 105 | 149 | $\mu \mathrm{s}$ | Figure 2.8 |
| HOCO clock power supply stabilization time | $\mathrm{t}_{\text {Hocop }}$ | - | - | 150 | $\mu \mathrm{s}$ | Figure 2.9 |



Figure 2.8 HOCO Clock Oscillation Start Timing (Oscillation is Started by Setting the HOCOCR.HCSTP Bit)


Figure 2.9 High-Speed On-Chip Oscillator Power Supply Control Timing

Table 2.20 PLL Clock Timing
Conditions: VCC = 2.7 to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\mathrm{VSS}=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V},
$$

$$
\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test <br> Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| PLL clock oscillation frequency | $\mathrm{f}_{\text {PLL }}$ | 120 | - | 240 | MHz |  |
| PLL clock oscillation stabilization wait time | $\mathrm{t}_{\text {PLLWT }}$ | - | 259 | 320 | $\mu \mathrm{~s}$ | Figure 2.10 |



Figure 2.10 PLL Clock Oscillation Start Timing

### 2.4.3 Timing of Recovery from Low Power Consumption Modes

Table 2.21 Timing of Recovery from Low Power Consumption Modes (1)
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\text { VSS = AVSS0 = AVSS1 = AVSS2 = } 0 \mathrm{~V} \text {, }
$$

$$
\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item |  |  | Symbol | Min. | Typ. | Max. |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{t}_{\text {SBYOSCWT }}{ }^{* 2}$ |  |  | $\mathrm{t}_{\text {SBYSEQ }}{ }^{* 3}$ |  |  |
| Recovery time after cancellation of software standby mode*1 | Crystal resonator connected to main clock oscillator | Main clock oscillator operating |  | $t_{\text {SBYMC }}$ | - | - | \{(MSTS[7:0] bits $\times$ $32)+76\} / 0.216$ | $\begin{gathered} 100+7 / \mathrm{f}_{\text {ICLK }}+ \\ 2 \mathrm{n} / \mathrm{f}_{\text {MAIN }} \end{gathered}$ | $\mu \mathrm{s}$ | Figure 2.11 |
|  |  | Main clock oscillator and PLL circuit operating | $t_{\text {SBYPC }}$ | - | - | $\begin{aligned} & \{(\mathrm{MSTS}[7: 0] \text { bits } \times \\ & 32)+138\} / 0.216 \end{aligned}$ | $\begin{gathered} 100+7 / \mathrm{f}_{\mathrm{ICLK}}+ \\ 2 \mathrm{n} / \mathrm{f}_{\mathrm{PLL}} \end{gathered}$ |  |  |  |
|  | External clock input to main clock oscillator | Main clock oscillator operating | $\mathrm{t}_{\text {SBYEX }}$ | - | - | 352 | $\begin{gathered} 100+7 / \mathrm{f}_{\mathrm{ICLK}}+ \\ 2 \mathrm{n} / \mathrm{f}_{\text {EXMAIN }} \end{gathered}$ | $\mu \mathrm{s}$ |  |  |
|  |  | Main clock oscillator and PLL circuit operating | $t_{\text {SBYPE }}$ | - | - | 639 | $\begin{gathered} 100+7 / \mathrm{f}_{\mathrm{ICLK}}+ \\ 2 \mathrm{n} / \mathrm{f}_{\mathrm{PLL}} \end{gathered}$ |  |  |  |
|  | High-speed on-chip oscillator operating | High-speed on-chip oscillator operating | $\mathrm{t}_{\text {SBYHO }}$ | - | - | 454 | $\begin{gathered} 100+7 / \mathrm{f}_{\text {ICLK }}+ \\ 2 \mathrm{n} / \mathrm{f}_{\text {HOCO }} \end{gathered}$ | $\mu \mathrm{s}$ |  |  |
|  |  | High-speed on-chip oscillator operating and PLL circuit operating | $\mathrm{t}_{\text {SBYPH }}$ | - | - | 741 | $\begin{gathered} 100+7 / \mathrm{f}_{\mathrm{ICLK}}+ \\ 2 \mathrm{n} / \mathrm{f}_{\mathrm{PLL}} \end{gathered}$ |  |  |  |
|  | Low-speed on-chip oscillator operating*4 |  | $\mathrm{t}_{\text {SBYLO }}$ | - | - | 338 | $\begin{gathered} 100+7 / \mathrm{f}_{\text {ICLK }}+ \\ 2 \mathrm{n} / \mathrm{f}_{\text {LOCO }} \end{gathered}$ | $\mu \mathrm{s}$ |  |  |

Note 1. The time for return after release from software standby is determined by the value obtained by adding the oscillation stabilization waiting time ( $\mathrm{t}_{\text {SBYOSCWT }}$ ) and the time required for operations by the software standby release sequencer ( $\mathrm{t}_{\text {SBYSEQ }}$ ).
Note 2. When several oscillators were running before the transition to software standby, the greatest value of the oscillation stabilization waiting time $\mathrm{t}_{\text {SBYOSCWT }}$ is selected.
Note 3. For n , the greatest value is selected from among the internal clock division settings.
Note 4. This condition applies when $f_{I C L K}: f_{\text {FCLK }}=1: 1,2: 1$, or $4: 1$.


When stabilization of the system clock oscillator is slower


When stabilization of an oscillator other than the system clock is slower

Figure 2.11 Software Standby Mode Cancellation Timing

### 2.4.4 Control Signal Timing

Table 2.22 Control Signal Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\mathrm{VSS}=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V},
$$

| Item | Symbol | Min. ${ }^{* 1}$ | Typ. | Max. | Unit | Test Conditions*1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NMI pulse width | $\mathrm{t}_{\text {NMIW }}$ | 200 | - | - | ns | $2 \times \mathrm{t}_{\text {PBcyc }} \leq 200 \mathrm{~ns}$, Figure 2.12 |
|  |  | $2 \times \mathrm{t}_{\text {PBcyc }}$ | - | - |  | $2 \times \mathrm{t}_{\text {PBcyc }}>200 \mathrm{~ns}$, Figure 2.12 |
| IRQ pulse width | $\mathrm{t}_{\text {IRQW }}$ | 200 | - | - | ns | $2 \times \mathrm{t}_{\text {PBcyc }} \leq 200 \mathrm{~ns}$, Figure 2.13 |
|  |  | $2 \times \mathrm{t}_{\text {PBcyc }}$ | - | - |  | $2 \times \mathrm{t}_{\text {PBCyc }}>200 \mathrm{~ns}$, Figure 2.13 |

Note 1. $\mathrm{t}_{\text {PBcyc }}$ : PCLKB cycle


Figure 2.12 NMI Interrupt Input Timing


Figure 2.13 IRQ Interrupt Input Timing

### 2.4.5 Timing of On-Chip Peripheral Modules

### 2.4.5.1 I/O Port

Table 2.23 I/O Port Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC} 0=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V , $\mathrm{VSS}=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}$, PCLKA $=8$ to 120 MHz, PCLKB $=8$ to 60 MHz ,
Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$, High-drive output is selected by the driving ability control register.

| Item |  | Symbol | Min. | Max. | Unit ${ }^{\star 1}$ | Test <br> Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| I/O ports | Input data pulse width | $\mathrm{t}_{\text {PRW }}$ | 1.5 | - | $\mathrm{t}_{\mathrm{PBcyc}}$ | Figure 2.14 |

Note 1. tpbcyc : PCLKB cycle
Port

Figure 2.14 I/O Port Input Timing

### 2.4.5.2 TMR

Table 2.24 TMR Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC} 0=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\mathrm{VSS}=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}},
$$

$$
\text { PCLKA = } 8 \text { to } 120 \mathrm{MHz}, \text { PCLKB }=8 \text { to } 60 \mathrm{MHz} \text {, }
$$

$$
\text { Output load conditions: } \mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{~V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF} \text {, }
$$

High-drive output is selected by the driving ability control register.

| Item |  |  | Symbol | Min. | Max. | Unit*1 | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMR | Timer clock pulse width | Single-edge setting | $\mathrm{t}_{\mathrm{TMCW}}$, <br> $\mathrm{t}_{\text {TMCWL }}$ | 1.5 | - | $t_{\text {PBcyc }}$ | Figure 2.15 |
|  |  | Both-edge setting |  | 2.5 | - |  |  |

Note 1. $\mathrm{t}_{\text {PBcyc }}$ : PCLKB cycle


Figure 2.15 TMR Clock Input Timing

### 2.4.5.3 MTU

Table 2.25 MTU Timing
Conditions: VCC = 2.7 to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\mathrm{VSS}=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}},
$$

$$
\text { PCLKA = } 8 \text { to } 120 \mathrm{MHz}, \text { PCLKB }=8 \text { to } 60 \mathrm{MHz} \text {, }
$$

$$
\text { Output load conditions: } \mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{~V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF} \text {, }
$$

High-drive output is selected by the driving ability control register.

| Item |  |  | Symbol | Min. | Max. | Unit*1 | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MTU | Input capture input pulse width | Single-edge setting | $\mathrm{t}_{\text {MTICW }}$ | 1.5 | - | $\mathrm{t}_{\text {PCcyc }}$ | Figure 2.16 |
|  |  | Both-edge setting |  | 2.5 | - |  |  |
|  | Timer clock pulse width | Single-edge setting | $\mathrm{t}_{\text {MTCKWH, }}$ $\mathrm{t}_{\text {MTCKWL }}$ | 1.5 | - | $\mathrm{t}_{\text {PCcyc }}$ | Figure 2.17 |
|  |  | Both-edge setting |  | 2.5 | - |  |  |
|  |  | Phase counting mode |  | 2.5 | - |  |  |

Note 1. $\mathrm{t}_{\text {PCcyc }}$ : PCLKC cycle


Figure 2.16 MTU Input Capture Input Timing


Figure 2.17 MTU Clock Input Timing

### 2.4.5.4 POE3

Table 2.26 POE3 Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}$,
PCLKA = 8 to $120 \mathrm{MHz}, \mathrm{PCLKB}=8$ to 60 MHz ,
Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register.

| Item |  |  | Symbol | Min. | Typ. | Max. | Unit*1 | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POE | POEn\# input pulse width ( $\mathrm{n}=0,4$, and 8 to 12) |  | tpoew | 1.5 | - | - | $t_{\text {PBcyc }}$ | Figure 2.18 |
|  | Output disable time | Transition of the POEn\# signal level | $t_{\text {poedi }}$ | - | - | 5 PCLKB + 0.24 | $\mu \mathrm{s}$ | Figure 2.19 When detecting falling edges (ICSRm.POEnM[3:0] = 0000 ( $m=1$ to $8, n=0,4,8$ to 12 )) |
|  |  | Simultaneous conduction of output pins | $t_{\text {Poedo }}$ | - | - | 3 PCLKB + 0.2 | $\mu \mathrm{s}$ | Figure 2.20 |
|  |  | Detection of comparator outputs | $t_{\text {PoEDC }}$ | - | - | 5 PCLKB + 0.2 | $\mu \mathrm{s}$ | Figure 2.21 <br> The time is that when the noise filter for comparator C is not in use (CMPCTL.CDFS[1:0] = 00) and excludes the time for detection by comparator C . |
|  |  | Register setting | $\mathrm{t}_{\text {Poeds }}$ | - | - | 1 PCLKB + 0.2 | $\mu \mathrm{s}$ | Figure 2.22 <br> Time for access to the register is not included. |
|  |  | Oscillation stop detection | tpoedos | - | - | 21 | $\mu \mathrm{s}$ | Figure 2.23 |

Note 1. $\mathrm{t}_{\text {PBcyc }}$ : PCLKB cycle


Figure 2.18 POE Input Timing


Figure 2.19 Output Disable Time for POE in Response to Transition of the POEn\# Signal Level


Note 1. When the active level is set to low.

Figure 2.20 Output Disable Time for POE in Response to the Simultaneous Conduction of Output Pins


Figure 2.21 Output Disable Time for POE in Response to Detection of the Comparator Outputs


Figure 2.22 Output Disable Time for POE in Response to the Register Setting


Figure 2.23 Output Disable Time for POE in Response to the Oscillation Stop Detection

### 2.4.5.5 POEG

Table 2.27 POE and POEG Timing
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,
$\mathrm{VSS}=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}$,
PCLKA = 8 to $120 \mathrm{MHz}, \mathrm{PCLKB}=8$ to 60 MHz ,
Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register.

| Item |  |  | Symbol | Min. | Typ. | Max. | Unit*1 | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POEG | GTETRGn input pulse width ( $\mathrm{n}=\mathrm{A}$ to D ) |  | tpoegw | 1.5 | - | - | $\mathrm{t}_{\text {PBcyc }}$ | Figure 2.24 |
|  | Output disable time | Input level detection of the GTETRGn pin (via flag) | $t_{\text {POEGDI }}$ | - | - | 3 PCLKB + 0.34 | $\mu \mathrm{s}$ | Figure 2.25 <br> When the digital noise filter is not in use (POEGGn.NFEN $=0$ $(\mathrm{n}=\mathrm{A} \text { to } \mathrm{D}))$ |
|  |  | Detection of the output stopping signal from GPTW (deadtime error, simultaneous high output, or simultaneous low output) | $t_{\text {Poegde }}$ | - | - | 0.5 | $\mu \mathrm{s}$ | Figure 2.26 |
|  |  | Edge detection signal from a comparator | $t_{\text {POEGDC }}$ | - | - | 4 PCLKB + 0.5 | $\mu \mathrm{s}$ | Figure 2.27 <br> The time is that when the noise filter for comparator C is not in use (CMPCTL.CDFS[1:0] = 00) and excludes the time for detection by comparator C . |
|  |  | Register setting | $t_{\text {POEGDS }}$ | - | - | 1 PCLKB +0.3 | $\mu \mathrm{s}$ | Figure 2.28 <br> Time for access to the register is not included. |
|  |  | Oscillation stop detection | tpoegdos | - | - | 21 | $\mu \mathrm{s}$ | Figure 2.29 |
|  |  | Input level detection of the GTETRGn pin (direct path) | $\mathrm{t}_{\text {POEGDDI }}$ | - | - | $\begin{gathered} 2 \text { PCLKB + } \\ 1 \text { PCLKC }+0.34 \end{gathered}$ | $\mu \mathrm{s}$ | Figure 2.30 |
|  |  | Level detection signal from a comparator | $t_{\text {PoEGDDC }}$ | - | - | 3 PCLKB + 0.3 | $\mu \mathrm{s}$ | Figure 2.31 <br> The time is that when the noise filter for comparator C is not in use (CMPCTL.CDFS[1:0] $=00$ ) and excludes the time for detection by comparator C . |

Note 1. $\mathrm{t}_{\text {PBcyc }}$ : PCLKB cycle


Figure 2.24 POEG Input Timing


Figure 2.25 Output Disable Time for POEG via Detection Flag in Response to the Input Level Detection of the GTETRGn pin


Figure 2.26 Output Disable Time for POEG in Response to Detection of the Output Stopping Signal from GPTW


Figure 2.27 Output Disable Time for POEG in Response to Edge Detection Signal from a Comparator


Figure 2.28 Output Disable Time for POEG in Response to the Register Setting


Figure 2.29 Output Disable Time of POEG in Response to the Oscillation Stop Detection


Figure 2.30 Output Disable Time for POEG in Direct Response to the Input Level Detection of the GTETRGn pin


Figure 2.31 Output Disable Time for POEG in Response to Level Detection Signal from a Comparator

### 2.4.5.6 GPTW

Table 2.28 GPTW Timing
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC1}=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\mathrm{VSS}=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}},
$$

$$
\text { PCLKA = } 8 \text { to } 120 \mathrm{MHz}, \text { PCLKB = } 8 \text { to } 60 \mathrm{MHz} \text {, }
$$

$$
\text { Output load conditions: } \mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{~V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF} \text {, }
$$

High-drive output is selected by the driving ability control register.

| Item |  |  | Symbol | Min. | Max. | Unit*1, *2 | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GPTW | Input capture input pulse width | Single-edge setting | $\mathrm{t}_{\text {GTICW }}$ | 1.5 | - | $\mathrm{t}_{\text {PCcyc }}$ | Figure 2.32 |
|  |  | Both-edge setting |  | 2.5 | - |  |  |
|  | External trigger input pulse width | Single-edge setting | $\mathrm{t}_{\text {GTEW }}$ | 1.5 | - | $\mathrm{t}_{\text {PBcyc }}$ | Figure 2.33 |
|  |  | Both-edge setting |  | 2.5 | - |  |  |
|  | Timer clock pulse width |  | $\mathrm{t}_{\text {GTCKW }}$ | 1.5 | - | $\mathrm{t}_{\text {PBcyc }}$ | Figure 2.34 |
|  |  |  | $\mathrm{t}_{\text {GTCKWL }}$ |  |  |  |  |

Note 1. $t_{\text {PCcyc }}$ : PCLKC cycle
Note 2. $\mathrm{t}_{\text {PBcyc }}$ : PCLKB cycle


Figure 2.32 GPTW Input Capture Input Timing


Figure 2.33 GPTW External Trigger Input Timing


Figure 2.34 GPTW Clock Input Timing

### 2.4.5.7 A/D Converter Trigger

Table 2.29 A/D Converter Trigger Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}$,
PCLKA $=8$ to $120 \mathrm{MHz}, \mathrm{PCLKB}=8$ to 60 MHz ,
Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

| Item |  | Symbol | Min. | Max. | Unit*1 | Test <br> Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| A/D <br> converter | A/D converter trigger input pulse width | $\mathrm{t}_{\text {TRGW }}$ | 1.5 | - | $\mathrm{t}_{\text {PBcyc }}$ | Figure 2.35 |

Note 1. $\mathrm{t}_{\text {PBcyc }}$ : PCLKB cycle


Figure 2.35 A/D Converter Trigger Input Timing

### 2.4.5.8 CAC

Table 2.30 CAC Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
PCLKA $=8$ to 120 MHz, PCLKB $=8$ to 60 MHz ,
Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register.

| Item*1, *2 |  |  | Symbol | Min. ${ }^{* 1, ~ * 2 ~}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CAC | CACREF input pulse width | $\mathrm{t}_{\text {PBcyc }} \leq \mathrm{t}_{\text {cac }}$ | $\mathrm{t}_{\text {CACREF }}$ | $4.5 \mathrm{t}_{\mathrm{cac}}+3 \mathrm{t}_{\text {PBcyc }}$ | - | ns |  |
|  |  | $\mathrm{t}_{\text {PBcyc }}>\mathrm{t}_{\text {cac }}$ |  | $5 \mathrm{t}_{\mathrm{cac}}+6.5 \mathrm{t}_{\text {PBcyc }}$ | - |  |  |

Note 1. t $_{\text {PBcyc }}$ : PCLKB cycle
Note 2. $\mathrm{t}_{\mathrm{cac}}$ : CAC count clock source cycle

### 2.4.5.9 SCI

Table 2.31 SCIk and SCIh Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
PCLKA = 8 to 120 MHz, PCLKB $=8$ to 60 MHz ,
Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register.

| Item |  |  | Symbol | Min. | Max. | Unit*1 | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCIk, SCIh | Input clock cycle | Asynchronous | ${ }_{\text {tscyc }}$ | 4 | - | $\mathrm{t}_{\text {PBcyc }}$ | Figure 2.36 |  |
|  |  | Clock synchronous |  | 6 | - |  |  |  |
|  | Input clock pulse width |  | tsckw | 0.4 | 0.6 | $t_{\text {Scyc }}$ |  |  |
|  | Input clock rise time |  | $t_{\text {SCKr }}$ | - | 5 | ns |  |  |
|  | Input clock fall time |  | $t_{\text {SCKf }}$ | - | 5 | ns |  |  |
|  | Output clock cycle | Asynchronous (SCIk) | $\mathrm{t}_{\text {Scyc }}$ | 6 | - | $t_{\text {PBcyc }}$ |  |  |
|  |  | Asynchronous (SCIh) |  | 8 | - |  |  |  |
|  |  | Clock synchronous |  | 4 | - |  |  |  |
|  | Output clock pulse width |  | tsCKW | 0.4 | 0.6 | $\mathrm{t}_{\text {Scyc }}$ |  |  |
|  | Output clock rise time |  | $t_{\text {SCKr }}$ | - | 5 | ns |  |  |
|  | Output clock fall time |  | $\mathrm{t}_{\text {SCKf }}$ | - | 5 | ns |  |  |
|  | Transmit data delay time | Clock synchronous | $\mathrm{t}_{\text {TXD }}$ | - | 28 | ns | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ | Figure <br> 2.37 |
|  |  |  |  | - | 33 |  | $\mathrm{VCC}<4.5 \mathrm{~V}$ |  |
|  | Receive data setup time | Clock synchronous | $t_{\text {RXS }}$ | 15 | - | ns | Figure 2.37 |  |
|  | Receive data hold time | Clock synchronous | $\mathrm{t}_{\mathrm{RXH}}$ | 5 | - | ns |  |  |  |

Note 1. $\mathrm{t}_{\text {PBcyc }}$ : PCLKB cycle


Figure 2.36 SCK Clock Input Timing

$\mathrm{n}=1,5,6$, and 12

Figure 2.37 SCI Input/Output Timing: Clock Synchronous Mode

Table 2.32 Simple IIC Timing
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$
PCLKA $=8$ to 120 MHz, PCLKB $=8$ to 60 MHz ,
High-drive output is selected by the driving ability control register.

| Item |  | Symbol | Min. | Max. ${ }^{* 1}$ | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Simple IIC (Standard-mode) | SSDA input rise time | $\mathrm{t}_{\text {sr }}$ | - | 1000 | ns | Figure 2.38 |
|  | SSDA input fall time | $\mathrm{t}_{\text {ff }}$ | - | 300 |  |  |
|  | SSCL, SSDA input spike pulse removal time | $\mathrm{t}_{\text {SP }}$ | 0 | $4 \times \mathrm{t}_{\text {Pcyc }}$ |  |  |
|  | Data input setup time | $\mathrm{t}_{\text {SDAS }}$ | 250 | - |  |  |
|  | Data input hold time | $\mathrm{t}_{\text {SDAH }}$ | 0 | - |  |  |
|  | SSCL, SSDA capacitive load | $\mathrm{C}_{\mathrm{b}}{ }^{\text {2 }}$ | - | 400 | pF |  |
| Simple IIC (Fast-mode) | SSDA input rise time | $\mathrm{t}_{\text {sr }}$ | - | 300 | ns |  |
|  | SSDA input fall time | $\mathrm{t}_{\mathrm{sf}}$ | - | 300 |  |  |
|  | SSCL, SSDA input spike pulse removal time | $\mathrm{t}_{\text {SP }}$ | 0 | $4 \times \mathrm{t}_{\text {Pcyc }}$ |  |  |
|  | Data input setup time | $\mathrm{t}_{\text {SDAS }}$ | 100 | - |  |  |
|  | Data input hold time | $\mathrm{t}_{\text {SDAH }}$ | 0 | - |  |  |
|  | SSCL, SSDA capacitive load | $\mathrm{C}_{\mathrm{b}}{ }^{\text {2 }}$ | - | 400 | pF |  |

Note 1. $t_{\text {Pcyc }}$ refers to the period of PCLKB.
Note 2. $\quad \mathrm{C}_{\mathrm{b}}$ is the total capacitance of the bus lines.

SSDAn
( $n=1,5,6$, and 12)
( $\mathrm{n}=1,5,6$, and 12)


Test conditions
$\mathrm{V}_{\mathrm{IH}}=0.7 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{IL}}=0.3 \times \mathrm{VCC}$
$\mathrm{V}_{\mathrm{OL}}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=6 \mathrm{~mA}$
$\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}$

Figure 2.38 Simple IIC Bus Interface Input/Output Timing

Table 2.33 Simple SPI Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
PCLKA = 8 to 120 MHz, PCLKB $=8$ to 60 MHz ,
Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register.

| Item |  | Symbol | Min. | Max. | Unit*1 | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Simple <br> SPI | SCK clock cycle output (master) | $\mathrm{t}_{\text {SPcyc }}$ | 4 | - | $\mathrm{t}_{\text {Pcyc }}$ | Figure 2.39 |
|  | SCK clock cycle input (slave) |  | 6 | - |  |  |
|  | SCK clock high pulse width | $\mathrm{t}_{\text {SPCKWH }}$ | 0.4 | 0.6 | $\mathrm{t}_{\text {SPcyc }}$ |  |
|  | SCK clock low pulse width | $\mathrm{t}_{\text {SPCKWL }}$ | 0.4 | 0.6 | $\mathrm{t}_{\text {SPcyc }}$ |  |
|  | SCK clock rise/fall time | $\mathrm{t}_{\text {SPCKr, }} \mathrm{t}_{\text {SPCKf }}$ | - | 20 | ns |  |
|  | Data input setup time | $\mathrm{t}_{\text {SU }}$ | 33.3 | - | ns | Figure 2.40 to Figure 2.43 |
|  | Data input hold time | $\mathrm{t}_{\mathrm{H}}$ | 33.3 | - | ns |  |
|  | SS input setup time | $\mathrm{t}_{\text {LEAD }}$ | 1 | - | $\mathrm{t}_{\text {SPcyc }}$ |  |
|  | SS input hold time | $t_{\text {LAG }}$ | 1 | - | $\mathrm{t}_{\text {SPcyc }}$ |  |
|  | Data output delay time | $\mathrm{t}_{\mathrm{OD}}$ | - | 33.3 | ns |  |
|  | Data output hold time | $\mathrm{t}_{\mathrm{OH}}$ | -10 | - | ns |  |
|  | Data rise/fall time | $t_{\text {Dr, }} \mathrm{t}_{\text {Df }}$ | - | 16.6 | ns |  |
|  | SS input rise/fall time | $\mathrm{t}_{\text {SSLr, }} \mathrm{t}_{\text {SSLf }}$ | - | 16.6 | ns |  |
|  | Slave access time | $t_{\text {SA }}$ | - | 5 | $t_{\text {Pcyc }}$ | Figure 2.42, Figure 2.43 |
|  | Slave output release time | $\mathrm{t}_{\text {REL }}$ | - | 5 | $\mathrm{t}_{\text {Pcyc }}$ |  |

Note 1. $t_{\text {Pcyc }}$ refers to the period of PCLKB.


$$
\mathrm{V}_{\mathrm{OH}}=0.7 \times \mathrm{VCC}, \mathrm{~V}_{\mathrm{OL}}=0.3 \times \mathrm{VCC}, \mathrm{~V}_{\mathrm{IH}}=0.7 \times \mathrm{VCC}, \mathrm{~V}_{\mathrm{IL}}=0.3 \times \mathrm{VCC}
$$

Figure 2.39 Simple SPI Clock Timing

( $\mathrm{n}=1,5,6$, and 12)

Figure 2.40 Simple SPI Timing (Master, CKPH = 1)


Figure 2.41 Simple SPI Timing (Master, CKPH = 0)


Figure 2.42 Simple SPI Timing (Slave, CKPH = 1)


Figure 2.43 Simple SPI Timing (Slave, CKPH = 0)

### 2.4.5.10 RSCI

Table 2.34 RSCI Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC} 0=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$
PCLKA = 8 to 120 MHz, PCLKB $=8$ to 60 MHz ,
Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register.

| Item |  |  | Symbol | Min. | Max. | Unit*1 | Test | ditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RSCI}}$ | Input clock cycle | Asynchronous | ${ }_{\text {tscyc }}$ | 4 | - | $t_{\text {Pcyc }}$ | Figure 2.44 |  |
|  |  | Clock synchronous |  | 2 | - |  |  |  |
|  | Input clock pulse width |  | $\mathrm{t}_{\text {SCKW }}$ | 0.4 | 0.6 | $t_{\text {Scyc }}$ |  |  |
|  | Input clock rise time |  | $\mathrm{t}_{\text {SCKr }}$ | - | 5 | ns |  |  |
|  | Input clock fall time |  | $t_{\text {SCKf }}$ | - | 5 | ns |  |  |
|  | Output clock cycle | Asynchronous | $\mathrm{t}_{\text {Scyc }}$ | 6 | - | $t_{\text {Pcyc }}$ |  |  |
|  |  | Clock synchronous |  | 2 | - |  |  |  |
|  | Output clock pulse width |  | ${ }_{\text {t }}$ SCKW | 0.4 | 0.6 | $\mathrm{t}_{\text {Scyc }}$ |  |  |
|  | Output clock rise time |  | $\mathrm{t}_{\text {SCKr }}$ | - | 5 | ns |  |  |
|  | Output clock fall time |  | $\mathrm{t}_{\text {SCKf }}$ | - | 5 | ns |  |  |
|  | Receive data setup time | Master | $\mathrm{t}_{\mathrm{RXS}}$ | -1.5 | - | ns | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ | Figure 2.45 |
|  |  |  |  | 3.5 | - |  | VCC < 4.5 V |  |
|  |  | Slave |  | 2.5 | - |  | Figure 2.45 |  |
|  | Receive data hold time | Master | $\mathrm{t}_{\mathrm{RXH}}$ | 11 | - | ns |  |  |  |
|  |  | Slave |  | 2.5 | - |  |  |  |  |
|  | Transmit data delay time | Master | $\mathrm{t}_{\text {TXD }}$ | - | 4 | ns |  |  |  |
|  |  | Slave |  | - | 17 |  | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ | Figure 2.45 |
|  |  |  |  | - | 22 |  | $\mathrm{VCC}<4.5 \mathrm{~V}$ |  |

Note 1. $\mathrm{t}_{\mathrm{Pcyc}}$ refers to the period of PCLKB in RSCI8 and RSCI9, and of PCLKA in RSCl11.


Figure 2.44 SCK Clock Input Timing

( $\mathrm{n}=008,009$, and 011)

Figure 2.45 RSCI Input/Output Timing: Clock Synchronous Mode

Table 2.35 Simple IIC Timing
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$
PCLKA $=8$ to 120 MHz, PCLKB $=8$ to 60 MHz ,
High-drive output is selected by the driving ability control register.

| Item |  | Symbol | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Simple IIC (Standard-mode) | SSCL, SSDA input rise time | $\mathrm{t}_{\mathrm{Sr}}$ | - | 1000 | ns | Figure 2.46 |
|  | SSCL, SSDA input fall time | $\mathrm{t}_{\mathrm{Sf}}$ | - | 300 | ns |  |
|  | SSCL, SSDA input spike pulse removal time | $t_{\text {SP }}$ | 0 | $4 \times \mathrm{t}_{\text {Pcyc }}$ | ns |  |
|  | Data input setup time | $t_{\text {SDAS }}$ | 250 | - | ns |  |
|  | Data input hold time | $\mathrm{t}_{\text {SDAH }}$ | 0 | - | ns |  |
|  | SSCL, SSDA capacitive load | $\mathrm{C}_{\mathrm{b}}{ }^{\text {*1 }}$ | - | 400 | pF |  |
| Simple IIC (Fast-mode) | SSCL, SSDA input rise time | $\mathrm{t}_{\mathrm{Sr}}$ | - | 300 | ns |  |
|  | SSCL, SSDA input fall time | $\mathrm{t}_{\text {Sf }}$ | - | 300 | ns |  |
|  | SSCL, SSDA input spike pulse removal time | $\mathrm{t}_{\text {SP }}$ | 0 | $4 \times \mathrm{t}_{\text {Pcyc }}$ | ns |  |
|  | Data input setup time | $t_{\text {SDAS }}$ | 100 | - | ns |  |
|  | Data input hold time | $\mathrm{t}_{\text {SDAH }}$ | 0 | - | ns |  |
|  | SSCL, SSDA capacitive load | $\mathrm{C}_{\mathrm{b}}{ }^{* 1}$ | - | 400 | pF |  |

Note: $\quad \mathrm{t}_{\text {Pcyc }}$ refers to the period of PCLKB in RSCI8 and RSCI9, and of PCLKA in RSCI11.
Note 1. $\quad \mathrm{C}_{\mathrm{b}}$ is the total capacitance of the bus lines.


Figure 2.46 Simple IIC Bus Interface Input/Output Timing

Table 2.36 Simple SPI Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
PCLKA = 8 to 120 MHz, PCLKB $=8$ to 60 MHz ,
Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register.

| Item |  |  | Symbol <br> ${ }^{\text {tspayc }}$ | $\begin{gathered} \hline \text { Min. } \\ \hline 2 \end{gathered}$ | $\frac{\text { Max. }}{-}$ | $\frac{\text { Unit }^{* 1}}{\mathrm{t}_{\text {pcyc }}}$ | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Simple | SCK clock cycle output (master) |  |  |  |  |  | Figure 2.47 |  |
|  | SCK clock cycle input (slave) |  |  | 2 | - |  |  |  |
|  | SCK clock high pulse width |  | $\mathrm{t}_{\text {SPCKWH }}$ | 0.4 | 0.6 | $\mathrm{t}_{\text {SPcyc }}$ |  |  |
|  | SCK clock low pulse width |  | $\mathrm{t}_{\text {SPCKWL }}$ | 0.4 | 0.6 | $\mathrm{t}_{\text {SPcyc }}$ |  |  |
|  | SCK clock rise/fall time | Output | $\mathrm{t}_{\text {SPCKr, }} \mathrm{t}_{\text {SPCKf }}$ | - | 5 | ns |  |  |
|  |  | Input |  | - | 1 | $\mu \mathrm{s}$ |  |  |
|  | Data input setup time | Master | $\mathrm{t}_{\text {Su }}$ | 0.5 | - | ns | Figure 2.48 to Figure 2.51 |  |
|  |  | Slave |  | 2.5 | - |  |  |  |
|  | Data input hold time | Master | $\mathrm{t}_{\mathrm{H}}$ | 11 | - | ns |  |  |
|  |  | Slave |  | 2.5 | - |  |  |  |
|  | Data output delay time | Master | $\mathrm{t}_{\mathrm{OD}}$ | - | 4 | ns | Figure 2.48 to Figure 2.51 |  |
|  |  | Slave |  | - | 17 |  | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ | Figure 2.48 to <br> Figure 2.51 |
|  |  |  |  | - | 22 |  | $\mathrm{VCC}<4.5 \mathrm{~V}$ |  |
|  | Data output hold time | Master | $\mathrm{t}_{\mathrm{OH}}$ | -1 | - | ns | Figure 2.48 to Figure 2.51 |  |
|  |  | Slave |  | 0 | - |  |  |  |  |
|  | Data rise/fall time | Output | $t_{\text {br, }} \mathrm{t}_{\mathrm{Df}}$ | - | 5 | ns |  |  |  |
|  |  | Input |  | - | 1 | - |  |  |  |
|  | Slave access time |  | $\mathrm{t}_{\text {SA }}$ | - | 5 | $\mathrm{t}_{\text {Pcyc }}$ | Figure 2.50, Figure 2.51 |  |
|  | Slave output release time |  | $\mathrm{t}_{\text {REL }}$ | - | 5 | $\mathrm{t}_{\text {Pcyc }}$ |  |  |  |
|  | SS input setup time |  | $t_{\text {LEAD }}$ | 1 | - | $\mathrm{t}_{\text {SPcyc }}$ | Figure 2.48 to Figure 2.51 |  |
|  | SS input hold time |  | tLAG | 1 | - | $\mathrm{t}_{\text {SPcyc }}$ |  |  |  |
|  | SS input rise/fall time |  | $\mathrm{t}_{\text {SSLr, }} \mathrm{t}_{\text {SSLf }}$ | - | 1 | $\mu \mathrm{s}$ |  |  |  |

Note 1. $\mathrm{t}_{\text {Pcyc }}$ refers to the period of PCLKB in RSCI8 and RSCI9, and of PCLKA in RSCI11.


Figure 2.47 Simple SPI Clock Timing

( $\mathrm{n}=008,009$, and 011)

Figure 2.48 Simple SPI Timing (Master, CPHA = 0)


Figure 2.49 Simple SPI Timing (Master, CPHA = 1)

( $\mathrm{n}=008,009$, and 011)

Figure 2.50 Simple SPI Timing (Slave, CPHA = 0)


Figure 2.51 Simple SPI Timing (Slave, CPHA = 1)

### 2.4.5.11 RSPI

Table 2.37 RSPI Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
PCLKA = 8 to 120 MHz, PCLKB $=8$ to 60 MHz ,
Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register.

| Item |  |  | Symbol | Min.*1 | Max.*1 | Unit*1 | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RSPI | RSPCK clock cycle | Master | ${ }^{\text {tspcyc }}$ | 2 | - | $\mathrm{t}_{\text {PAcyc }}$ | Figure 2.52 |  |
|  |  | Slave |  | 4 | - |  |  |  |
|  | RSPCK clock high pulse width | Master | $\mathrm{t}_{\text {SPCKWH }}$ | $\begin{aligned} & \left(\mathrm{t}_{\mathrm{SPcyc}}-\mathrm{t}_{\mathrm{SPCKr}}\right. \\ & \left.-\mathrm{t}_{\mathrm{SPCKf}}\right) / 2-3 \end{aligned}$ | - | ns |  |  |
|  |  | Slave |  | 0.4 | 0.6 | $\mathrm{t}_{\text {SPcyc }}$ |  |  |
|  | RSPCK clock low pulse width | Master | $\mathrm{t}_{\text {SPCKWL }}$ | $\begin{aligned} & \hline\left(\mathrm{t}_{\mathrm{SPcyc}}-\mathrm{t}_{\mathrm{SPCKr}}\right. \\ & \left.-\mathrm{t}_{\mathrm{SPCKf}}\right) / 2-3 \end{aligned}$ | - | ns |  |  |
|  |  | Slave |  | 0.4 | 0.6 | $\mathrm{t}_{\text {SPcyc }}$ |  |  |
|  | RSPCK clock rise/fall time | Output | $\mathrm{t}_{\mathrm{SPCK}}$, $t_{\text {SPCKf }}$ | - | 5 | ns |  |  |
|  |  | Input |  | - | 1 | $\mu \mathrm{s}$ |  |  |
|  | Data input setup time | Master | $\mathrm{t}_{\text {SU }}$ | 6 | - | ns | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ | Figure 2.53 to |
|  |  |  |  | 11 | - |  | VCC < 4.5 V | Figure 2.58 |
|  |  | Slave |  | 8.3 | - |  | Figure 2.53 to Figure 2.58 |  |
|  | Data input hold time | $\pm$ PCLKA division <br> © <br> ratio set to $1 / 2$ | $\mathrm{t}_{\mathrm{HF}}$ | 0 | - | ns |  |  |
|  |  |  | $\mathrm{t}_{\mathrm{H}}$ | $t_{\text {PAcyc }}$ | - |  |  |  |
|  |  | Slave |  | 8.3 | - |  |  |  |
|  | SSL setup time | Master | $t_{\text {LEAD }}$ | 1 | 8 | $\mathrm{t}_{\text {SPcyc }}$ |  |  |
|  |  | Slave |  | 4 | - | $\mathrm{t}_{\text {PAcyc }}$ |  |  |
|  | SSL hold time | Master | $t_{\text {LAG }}$ | 1 | 8 | $\mathrm{t}_{\text {SPcyc }}$ |  |  |
|  |  | Slave |  | 4 | - | $\mathrm{t}_{\text {PAcyc }}$ |  |  |
|  | Data output delay time | Master | $\mathrm{t}_{\mathrm{OD}}$ | - | 6.3 | ns | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ | Figure 2.53 to |
|  |  |  |  | - | 11.3 |  | VCC $<4.5 \mathrm{~V}$ | e 2.58 |
|  |  | Slave |  | - | 28 |  | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ |  |
|  |  |  |  | - | 33 |  | VCC $<4.5 \mathrm{~V}$ |  |
|  | Data output hold time | Master | $\mathrm{t}_{\mathrm{OH}}$ | 0 | - | ns | Figure 2.53 to Figure 2.58 |  |
|  |  | Slave |  | 0 | - |  |  |  |
|  | Successive transmission delay time | Master | $\mathrm{t}_{\text {TD }}$ | $\begin{gathered} \mathrm{t}_{\text {SPcyc }}+2 \times \\ \mathrm{t}_{\text {PAcyc }} \\ \hline \end{gathered}$ | $\begin{gathered} 8 \times \mathrm{t}_{\text {SPcyc }} \\ +2 \times \mathrm{t}_{\text {PAcyc }} \\ \hline \end{gathered}$ | ns |  |  |
|  |  | Slave |  | $4 \times \mathrm{t}_{\text {PAcyc }}$ | - |  |  |  |
|  | MOSI and MISO rise/fall time | Output | $\mathrm{t}_{\mathrm{Dr},} \mathrm{t}_{\mathrm{Df}}$ | - | 5 | ns |  |  |
|  |  | Input |  | - | 1 | $\mu \mathrm{s}$ |  |  |
|  | SSL <br> rise/fall time | Output | ${ }^{\mathrm{t}} \mathrm{SSLr}$, tSSLf | - | 5 | ns |  |  |
|  |  | Input |  | - | 1 | $\mu \mathrm{s}$ |  |  |
|  | Slave access time |  | $\mathrm{t}_{\text {SA }}$ | - | 28 | ns | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ | Figure 2.57, <br> Figure 2.58 |
|  |  |  | - | 33 | $\mathrm{VCC}<4.5 \mathrm{~V}$ |  |  |  |  |
|  | Slave output release time |  |  | $\mathrm{t}_{\text {REL }}$ | - | 28 | ns |  | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ |
|  |  |  | - |  | 33 | $\mathrm{VCC}<4.5 \mathrm{~V}$ |  |  |

Note 1. tpacyc PCLKA cycle

RSPCKA master select output


RSPCKA
slave select input

$\mathrm{V}_{\mathrm{OH}}=0.7 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.3 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{IH}}=0.7 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{IL}}=0.3 \times \mathrm{VCC}$

Figure 2.52 RSPI Clock Timing


Figure 2.53 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKA Division Ratio Set to a Value Other Than 1/2)


Figure 2.54 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKA Division Ratio Set to 1/2)


Figure 2.55 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKA Division Ratio Set to a Value Other Than 1/2)


Figure 2.56 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKA Division Ratio Set to 1/2)


Figure 2.57 RSPI Timing (Slave, CPHA = 0)


Figure 2.58 RSPI Timing (Slave, CPHA = 1)

### 2.4.5.12 RSPIA

Table 2.38 RSPIA Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC} 0=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
PCLKA = 8 to 120 MHz, PCLKB $=8$ to 60 MHz ,
Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=15 \mathrm{pF}$,
High-drive output is selected by the driving ability control register.

| Item |  |  | Symbol | Min.*1 | Max.*1 | Unit*1 | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RSPI | RSPCK clock cycle | Master | $\mathrm{t}_{\text {SPcyc }}$ | 2 | - | $t_{\text {PAcyc }}$ | Figure 2.59 |  |
|  |  | Slave |  | 2 | - |  |  |  |
|  | RSPCK clock high pulse width | Master | $\mathrm{t}_{\text {SPCKWH }}$ | $\begin{aligned} & \left(t_{\text {SPcyc }}-t_{\text {SPCKr }}\right. \\ & \left.-t_{\text {SPCKf }}\right) / 2-3 \end{aligned}$ | - | ns |  |  |
|  |  | Slave |  | 0.4 | 0.6 | $\mathrm{t}_{\text {SPcyc }}$ |  |  |
|  | RSPCK clock low pulse width | Master | $\mathrm{t}_{\text {SPCKWL }}$ | $\begin{aligned} & \left(\mathrm{t}_{\mathrm{SPcyc}}-\mathrm{t}_{\mathrm{SPCKr}}\right. \\ & \left.-\mathrm{t}_{\mathrm{SPCKf}}\right) / 2-3 \end{aligned}$ | - | ns |  |  |
|  |  | Slave |  | 0.4 | 0.6 | $\mathrm{t}_{\text {SPcyc }}$ |  |  |
|  | RSPCK clock rise/fall time | Output | $\mathrm{t}_{\mathrm{SPCK}}$, $t_{\text {SPCKf }}$ | - | 5 | ns |  |  |
|  |  | Input |  | - | 1 | $\mu \mathrm{s}$ |  |  |
|  | Data input setup time | Master | $\mathrm{t}_{\mathrm{SU}}$ | 0 | - | ns | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ | Figure 2.60 to Figure 2.66 |
|  |  |  |  | 2.5 | - |  | $\mathrm{VCC}<4.5 \mathrm{~V}$ |  |
|  |  | Slave |  | 2.5 | - |  |  |  |
|  | Data input hold time | Master | $t_{H}$ | 7 | - | ns |  |  |
|  |  | Slave |  | 2.5 | - |  |  |  |
|  | SSL setup time | Master | $t_{\text {LEAD }}$ | 1 | 8 | $\mathrm{t}_{\text {SPcyc }}$ |  |  |
|  |  | Slave |  | 6 | - | $\mathrm{t}_{\text {PAcyc }}$ |  |  |
|  | SSL hold time | Master | $\mathrm{t}_{\text {LAG }}$ | 1 | 8 | $\mathrm{t}_{\text {SPcyc }}$ |  |  |
|  |  | Slave |  | 6 | - | $t_{\text {PAcyc }}$ |  |  |
|  | Data output delay time | Master | $\mathrm{t}_{\mathrm{OD}}$ | - | 4.5 | ns | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ |  |
|  |  |  |  | - | 5.5 |  | $\mathrm{VCC}<4.5 \mathrm{~V}$ |  |
|  |  | Slave |  | - | 14 |  | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ |  |
|  |  |  |  | - | 18 |  | $\mathrm{VCC}<4.5 \mathrm{~V}$ |  |
|  | Data output hold time | Master | $\mathrm{t}_{\mathrm{OH}}$ | 0 | - | ns |  |  |
|  |  | Slave |  | 0 | - |  |  |  |
|  | Successive transmission delay time | Master | $t_{\text {TD }}$ | $\mathrm{t}_{\text {SPcyc }}+2 \times \mathrm{t}_{\text {PAcyc }}$ | $\begin{gathered} 8 \times t_{\text {SPcyc }} \\ +2 \times t_{\text {PAcyc }} \end{gathered}$ | ns |  |  |
|  |  | Slave |  | $\mathrm{t}_{\text {SPcyc }}$ | - |  |  |  |
|  | MOSI and MISO rise/fall time | Output | $\mathrm{t}_{\mathrm{Dr},} \mathrm{t}_{\mathrm{Df}}$ | - | 5 | ns |  |  |
|  |  | Input |  | - | 1 | $\mu \mathrm{s}$ |  |  |
|  | SSL <br> rise/fall time | Output | $\mathrm{t}_{\mathrm{SSL}}$, tSSLf | - | 5 | ns |  |  |
|  |  | Input |  | - | 1 | $\mu \mathrm{s}$ |  |  |
|  | Slave access time |  | $\mathrm{t}_{\mathrm{SA}}$ | - | 20 | ns | Figure 2.63, Figure 2.64 |  |
|  | Slave output release time |  | $\mathrm{t}_{\text {REL }}$ | - | 20 | ns |  |  |  |
|  | TI SSP SS input setup time | Slave | $\mathrm{t}_{\text {TISS }}$ | 4.5 | - | ns | Figure 2.65, Figure 2.66 |  |
|  | TI SSP SS input hold time | Slave | $\mathrm{t}_{\text {TISH }}$ | 2.5 | - | ns |  |  |  |
|  | TI SSP next-access delay time | Slave | $\mathrm{t}_{\text {TIND }}$ | $\begin{gathered} 2 \times \mathrm{t}_{\text {PAcyc }}+ \\ \text { SLNDL } \times \mathrm{t}_{\text {PAcyc }} \end{gathered}$ | - | ns |  |  |  |
|  | TI SSP SS output delay time | Master | $\mathrm{t}_{\text {TISSOD }}$ | - | 7 | ns | Figure 2.62 |  |

Note 1. $\mathrm{t}_{\text {PAcyc }}$ : PCLKA cycle


Figure 2.59 RSPIA Clock Timing


Figure 2.60 RSPIA Timing (Master, Motorola SPI, CPHA = 0)


Figure 2.61 RSPIA Timing (Master, Motorola SPI, CPHA = 1)


Figure 2.62 RSPIA Timing (Master, TI SSP)


Figure 2.63 RSPIA Timing (Slave, Motorola SPI, CPHA = 0)


Figure 2.64 RSPIA Timing (Slave, Motorola SPI, CPHA = 1)


Figure 2.65 RSPIA Timing (Slave, TI SSP, Transmit with Delay between Frames)


Figure 2.66 RSPIA Timing (Slave, TI SSP, Transmit with No Delay between Frames)

### 2.4.5.13 RIIC

Table 2.39 RIIC Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ AVSSO $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
PCLKA = 8 to 120 MHz, PCLKB $=8$ to 60 MHz ,
High-drive output is selected by the driving ability control register.

|  | Item | Symbol | Min.*1 | Max.*1 | Unit | Test Conditions*3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RIIC <br> (Standard-mode, SMBus) | SCL input cycle time | $\mathrm{t}_{\text {SCL }}$ | $6(12) \times t_{l I C c y c}+1300$ | - | ns | Figure 2.67 |
|  | SCL input high pulse width | $\mathrm{t}_{\text {SCLH }}$ | $3(6) \times t_{\text {IIc }}$ cyc +300 | - |  |  |
|  | SCL input low pulse width | $\mathrm{t}_{\text {SCLL }}$ | $3(6) \times t_{\text {IICcyc }}+300$ | - |  |  |
|  | SCL, SDA input rise time | $\mathrm{t}_{\mathrm{Sr}}$ | - | 1000 |  |  |
|  | SCL, SDA input fall time | $\mathrm{t}_{\text {Sf }}$ | - | 300 |  |  |
|  | SCL, SDA input spike pulse removal time | $\mathrm{t}_{\text {SP }}$ | 0 | 1(4) $\times \mathrm{t}_{\text {IICcyc }}$ |  |  |
|  | SDA input bus free time | $\mathrm{t}_{\mathrm{BUF}}$ | $3(6) \times t_{\text {IIccyc }}+300$ | - |  |  |
|  | Start condition input hold time | $\mathrm{t}_{\text {STAH }}$ | $\mathrm{t}_{\text {IICcyc }}+300$ | - |  |  |
|  | Restart condition input setup time | $\mathrm{t}_{\text {STAS }}$ | 1000 | - |  |  |
|  | Stop condition input setup time | $\mathrm{t}_{\text {Stos }}$ | 1000 | - |  |  |
|  | Data input setup time | $\mathrm{t}_{\text {SDAS }}$ | $\mathrm{t}_{\text {IICcyc }}+50$ | - |  |  |
|  | Data input hold time | $\mathrm{t}_{\text {SDAH }}$ | 0 | - |  |  |
|  | SCL, SDA capacitive load | $\mathrm{C}_{\mathrm{b}}{ }^{\text {2 }}$ | - | 400 | pF |  |
| RIIC <br> (Fast-mode) | SCL input cycle time | $t_{\text {SCL }}$ | $6(12) \times t_{\text {IICcyc }}+600$ | - | ns |  |
|  | SCL input high pulse width | $\mathrm{t}_{\text {SCLH }}$ | $3(6) \times t_{\text {IIccyc }}+300$ | - |  |  |
|  | SCL input low pulse width | $\mathrm{t}_{\text {SCLL }}$ | $3(6) \times t_{\text {IIc cyc }}+300$ | - |  |  |
|  | SCL, SDA input rise time | $\mathrm{t}_{\mathrm{Sr}}$ | $20 \times$ (External pull-up voltage/5.5 V) | 300 |  |  |
|  | SCL, SDA input fall time | $\mathrm{t}_{\mathrm{Sf}}$ | $20 \times($ External pull-up voltage/5.5 V) | 300 |  |  |
|  | SCL, SDA input spike pulse removal time | $\mathrm{t}_{\mathrm{SP}}$ | 0 | $1(4) \times \mathrm{t}_{\text {IICcyc }}$ |  |  |
|  | SDA input bus free time | $t_{\text {BUF }}$ | $3(6) \times t_{\text {IICcyc }}+300$ | - |  |  |
|  | Start condition input hold time | $\mathrm{t}_{\text {STAH }}$ | $\mathrm{t}_{\text {ICcyc }}+300$ | - |  |  |
|  | Restart condition input setup time | $\mathrm{t}_{\text {Stas }}$ | 300 | - |  |  |
|  | Stop condition input setup time | $\mathrm{t}_{\text {Stos }}$ | 300 | - |  |  |
|  | Data input setup time | $t_{\text {SDAS }}$ | $\mathrm{t}_{\text {IICcyc }}+50$ | - |  |  |
|  | Data input hold time | $\mathrm{t}_{\text {SDAH }}$ | 0 | - |  |  |
|  | SCL, SDA capacitive load | $\mathrm{C}_{\mathrm{b}}{ }^{\text {2 }}$ | - | 400 | pF |  |

Note: $\quad t_{\text {IICcyc }}$ : RIIC internal reference clock (IIC $\varphi$ ) cycle
Note 1. The value within parentheses is applicable when the value of the ICMR3.NF[1:0] bits is 11 b while the digital filter is enabled by the setting ICFER.NFE = 1 .
Note 2. $\mathrm{C}_{\mathrm{b}}$ is the total capacitance of the bus lines
Note 3. When VCC $\geq 4.5 \mathrm{~V}, \mathrm{VOLSR}$.RICVLS $=0$
When VCC $<4.5 \mathrm{~V}$, VOLSR.RICVLS $=1$


Figure 2.67 RIIC Bus Interface Input/Output Timing

### 2.4.5.14 RI3C

Table 2.40 RI3C Timing (Open Drain Timing Parameters)
Conditions: $\mathrm{VCC}=\mathrm{AVCC} 0=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 3.6 V ,

$$
\mathrm{VSS}=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}},
$$

PCLKA $=8$ to 120 MHz, PCLKB $=8$ to 60 MHz

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCL clock low period | tow_OD | $200 * 1, * 2$ | - | - | ns | Figure 2.68 |
|  | tolg_OD_L | $\underset{\mathrm{t}_{\text {LDA__OD }}^{\mathrm{t}} \mathrm{OW} \text { min }}{ }+$ | - | - |  |  |
| SDA signal fall time | $\mathrm{t}_{\text {fDA }}$ Od | $\mathrm{t}_{\mathrm{CF}}$ | - | 33 | ns | Figure 2.68 |
| SDA data setup time open drain mode | $\mathrm{t}_{\text {SU_O }}$ | 3*1 | - | - | ns | Figure 2.68, Figure 2.69 |
| Clock after START (S) condition | $\mathrm{t}_{\text {cas }}$ | 38.4 ns* ${ }^{\text {a }}$ | - | For ENTASO: $1 \mu \mathrm{~s}$ | - | Figure 2.68 |
|  |  |  | - | For ENTAS1: $100 \mu \mathrm{~s}$ |  |  |
|  |  |  | - | For ENTAS2: 2 ms |  |  |
|  |  |  | - | For ENTAS3: $50 \mathrm{~ms}^{* 4}$ |  |  |
| Clock before STOP (P) condition | $\mathrm{t}_{\text {CBP }}$ | $\mathrm{t}_{\text {CASmin } / 2}$ | - | - | sec | Figure 2.70 |
| Current controller to secondary controller overlap time during handoff | ${ }^{\text {t }}$ CRHPOVerlap | $\mathrm{t}_{\text {IIG_OD_Lmin }}$ | - | - | ns | Figure 2.71 |
| Bus available condition | $\mathrm{t}_{\text {AVAL }}$ | 1*5 | - | - | $\mu \mathrm{s}$ |  |
| Bus idle condition | $\mathrm{t}_{\text {IDLE }}$ | 1 | - | - | ms |  |
| Time internal where new controller not driving SDA low | $\mathrm{t}_{\text {NEWCRLock }}$ | $\mathrm{t}_{\text {AVALmin }}$ | - | - | $\mu \mathrm{s}$ | Figure 2.71 |

Note 1. This is approximately equal to $\mathrm{t}_{\text {LOWmin }}+\mathrm{t}_{\mathrm{DS}} \mathrm{ODmin}+\mathrm{t}_{\text {rDA }}$ ODtyp $+\mathrm{t}_{\mathrm{SU}}$ ODmin .
Note 2. The controller may use a shorter low period if it knows thāt this is safé, i.e., that SDA is already above $\mathrm{V}_{\mathrm{IH}}$ Note 3. On a legacy bus where $\mathrm{I}^{2} \mathrm{C}$ devices need to see start, the $\mathrm{t}_{\mathrm{CAS}} \mathrm{Min}$ value is further constrained.
Note 4. Targets that do not support the optional ENTASx CCCs shall use the $\mathrm{t}_{\text {CAS }}$ Max value shown for ENTAS3
Note 5. On a mixed bus with $\mathrm{Fm}^{2}$ legacy ${ }^{2} \mathrm{C}$ devices, $\mathrm{t}_{\mathrm{AVAL}}$ is 300 ns shorter than the Fm bus free condition time ( $\mathrm{t}_{\mathrm{BUF}}$ )


Figure 2.68 RI3C Start Condition Timing


Figure 2.69 RI3C Data Transfer - ACK by Target


Figure 2.70 RI3C Stop Condition Timing


Figure 2.71 RI3C Output Timing

Table 2.41 RI3C Timing (Push-Pull Timing Parameters for SDR)
Conditions: $\mathrm{VCC}=\mathrm{AVCC} 0=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 3.6 V ,
VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}$,
PCLKA = 8 to 120 MHz, PCLKB $=8$ to 60 MHz

| Item |  | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCL clock frequency |  | $\mathrm{f}_{\text {SCL }}$ | 0.01*1 | - | 10 | MHz |  |
| SCL clock low period |  | tow | 35 | - | - | ns | Figure 2.72 |
|  |  | toig_L | $50 * 2$ *3 | - | - | ns |  |
| SCL clock high period |  | $\mathrm{t}_{\mathrm{HIGH}}$ | 35 | - | - | ns |  |
|  |  | $\mathrm{t}_{\text {DIG_H }}$ | 50*2 | - | - | ns |  |
| Clock in to data out for target |  | $\mathrm{t}_{\mathrm{sco}}$ | - | - | 42 | ns | Figure 2.73 |
| SCL clock rise time |  | $\mathrm{t}_{\mathrm{CR}}$ | - | - | 150 * $1 /$ fSCL (capped at 60) | ns | Figure 2.72 |
| SCL clock fall time |  | $\mathrm{t}_{\mathrm{CF}}$ | - | - | 150 * 1 /fsCL (capped at 60) | ns |  |
| SDA signal data hold in push-pull mode | Controller | $\mathrm{t}_{\text {HD_PP }}$ | $\mathrm{t}_{\mathrm{CR}}+3^{* 3}, \mathrm{t}_{\mathrm{CF}}+3^{* 3}$ | - | - | - | Figure 2.74 |
|  | Target | $\mathrm{t}_{\text {HD_PP }}$ | 0 | - | - | - | Figure 2.75 |
| SDA signal data setup in push-pull mode |  | $\mathrm{t}_{\text {SU_PP }}$ | 3 | - | - | ns | Figure 2.73, Figure 2.74 |
| Clock after repeated start (Sr) |  | $\mathrm{t}_{\mathrm{CASr}}$ | $\mathrm{t}_{\text {CASmin }} / 2$ | - | N/A | ns | Figure 2.76 |
| Clock before repeated start (Sr) |  | ${ }^{\text {CBBSr }}$ | $\mathrm{t}_{\text {CASmin }} / 2$ | - | N/A | ns | Figure 2.76 |
| Capacitive load per bus line (SDA/SCL) |  | $\mathrm{C}_{\mathrm{b}}{ }^{\text {4 }}$ | - | - | 50 | pF |  |

Note 1. $f_{S C L}=1 /\left(t_{\text {DIGLL }}+t_{\text {DIG H H }}\right)$
Note 2. $\mathrm{t}_{\text {DIG_L }}$ and $\mathrm{t}_{\text {DIG_H }}$ are the clock low and high periods as seen at the receiver end of the I3C bus using $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$.
Note 3. As both edges are used, the hold time must be satisfied for the respective edges, for example, $\mathrm{t}_{\mathrm{CF}}+3$ for falling edge clocks, and $\mathrm{t}_{\mathrm{CR}}+3$ for rising edge clocks.
Note 4. $\mathrm{C}_{\mathrm{b}}$ is the total capacitance of the bus lines.


Figure 2.72 $t_{\text {DIG_H }}$ and $t_{\text {DIG_L }}$


Figure 2.73 RI3C Target Output Timing


Figure 2.74 RI3C Bus Controller Output Timing


Figure 2.75 Controller SDR Timing


Figure 2.76 T-Bit When Controller Ends Read with Repeated Start and Stop

### 2.4.5.15 HRPWM

Table 2.42 HRPWM Timing
Conditions: VCC = 2.7 to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ AVSSO $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
PCLKA = 8 to 120 MHz, PCLKB $=8$ to 60 MHz ,
Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register.

| Item | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input frequency ( $\mathrm{f}_{\mathrm{IN}}$ ) | 80 | - | 120 | MHz |  |
| Resolution | - | 260 | - | ps | $\mathrm{f}_{\mathrm{IN}}=120 \mathrm{MHz}$ |
| DNL $^{* 1}$ | - | $\pm 2.0$ | - | LSB |  |

Note 1. The value is that difference from code to code normalized by the resolution (1 LSB).

### 2.4.5.16 CANFD

Table 2.43 CANFD Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\mathrm{VSS}=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item |  | Symbol | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Classic CAN mode | Bit rate for communications |  | - | 1 | Mbps |
| CAN FD mode | Bit rate for communications |  | - | 1 | Mbps |
|  | Bit rate for communications (only for data) |  | - | 5 |  |

### 2.5 A/D Conversion Characteristics

Table 2.44 12-Bit A/D (Unit 0, 1, 2) Conversion Characteristics (1)
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{AVCC} 0=\mathrm{AVCC} 1=\mathrm{AVCC} 2 \leq 5.5 \mathrm{~V}$,
$\mathrm{VSS}=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}, \mathrm{PCLKB}=\mathrm{PCLKD}=8$ to $60 \mathrm{MHz}^{* 1}$,
Source impedance $=1.0 \mathrm{k} \Omega$

| Item |  |  |  | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 12 | 12 | 12 | Bit |  |
| Analog input capacitance |  |  |  | - | - | 30 | pF |  |
| Conversion time*2 (Operation at PCLKD $=60 \mathrm{MHz}$ ) | AN000 to AN002, AN100 to AN102 | Channel-dedicated sample-and-hold circuits in use | Constant sampling enabled | 1.00 | - | - | $\mu \mathrm{s}$ | - Sampling time: 24 PCLKD |
|  |  |  | Constant sampling disabled | 1.40 | - | - |  | - Sampling time of channel-dedicated sample-and-hold circuits: 24 PCLKD <br> - Sampling time: 24 PCLKD |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | 0.90 | - | - |  | - Sampling time: 30 PCLKD |
|  | AN003, AN103 |  |  | 0.90 | - | - |  | - Sampling time: 30 PCLKD |
|  | AN200 to AN211 |  |  | 0.95 | - | - |  | - Sampling time: 33 PCLKD |
|  | AN216 to AN217 |  |  | 1.05 | - | - |  | - Sampling time: 39 PCLKD |
| Offset error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 1.5$ | $\pm 6.0$ | LSB | AN000 to AN002, AN100 to AN102 = 0.2 V |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 1.5$ | $\pm 5.0$ |  |  |
| Full-scale error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 1.5$ | $\pm 5.5$ | LSB | AN000 to AN002 $=$ AVCCO -0.2 V AN100 to AN102 $=$ AVCC1 -0.2 V <br> AN100 to AN102 $=$ AVCC1 -0.2 V |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 1.5$ | $\pm 4.5$ |  |  |
| Quantization error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 0.5$ | - | LSB |  |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 0.5$ | - |  |  |
| Absolute accuracy | AN000 to AN002, AN100 to AN102 | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 3.0$ | $\pm 6.0$ | LSB |  |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 2.5$ | $\pm 5.5$ |  |  |
|  | AN003, AN103 |  |  | - | $\pm 2.5$ | $\pm 5.5$ |  |  |
|  | AN200 to AN211 |  |  | - | $\pm 2.5$ | $\pm 5.5$ |  |  |
|  | AN216 to AN217 |  |  | - | $\pm 2.5$ | $\pm 6.5$ |  |  |
| DNL differential nonlinearity error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 1.0$ | $\pm 2.5$ | LSB |  |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 1.0$ | $\pm 1.5$ |  |  |
| INL integral nonlinearity error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 1.5$ | $\pm 4.0$ | LSB |  |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 1.5$ | $\pm 2.5$ |  |  |
| Holding time of the channel-dedicated sample-and-hold circuit |  |  |  | - | - | 20 | $\mu \mathrm{s}$ |  |
| Dynamic range | AN000 to AN002 | Channel-dedicated sample-andhold circuits in use |  | 0.2 | - | $\begin{gathered} \text { AVCCO } \\ -0.2 \end{gathered}$ | V |  |
|  | AN100 to AN102 | Channel-dedicated sample-andhold circuits in use |  | 0.2 | - | $\begin{gathered} \text { AVCC1 } \\ -0.2 \end{gathered}$ |  |  |

Note 1. When PCLKD was higher than $40 \mathrm{MHz}, 1000 \mathrm{pF}$ capacitors were placed in parallel with the $0.1-\mu \mathrm{F}$ capacitors between $\mathrm{AVCC0}$ and AVSS0, AVCC1 and AVSS1, and AVCC2 and AVSS2 for measurement of the A/D conversion characteristics.
Note 2. The conversion time is the sum of the sampling time and the comparison time. The numbers of sampling-clock cycles are indicated as the test conditions.

Table 2.45 12-Bit A/D (Unit 0, 1, 2) Conversion Characteristics (2)
Conditions: VCC $=2.7$ to $4.5 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{AVCC} 0=\mathrm{AVCC} 1=\mathrm{AVCC} 2<4.5 \mathrm{~V}$,
VSS $=\mathrm{AVSSO}=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}, \mathrm{PCLKB}=\mathrm{PCLKD}=8$ to 40 MHz ,
Source impedance $=1.0 \mathrm{k} \Omega$

| Item |  |  |  | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 12 | 12 | 12 | Bit |  |
| Analog input capacitance |  |  |  | - | - | 30 | pF |  |
| Conversion time*1 <br> (Operation at <br> PCLKD $=40 \mathrm{MHz}$ ) | AN000 to ANOO2, AN100 to AN102 | Channel-dedicated sample-and-hold circuits in use | Constant sampling enabled | 1.35 | - | - | $\mu \mathrm{s}$ | - Sampling time: 18 PCLKD |
|  |  |  | Constant sampling disabled | 1.80 | - | - |  | - Sampling time of channel-dedicated sample-and-hold circuits: 18 PCLKD <br> - Sampling time: 18 PCLKD |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | 1.13 | - | - |  | - Sampling time: 21 PCLKD |
|  | AN003, AN103 |  |  | 1.13 | - | - |  | - Sampling time: 21 PCLKD |
|  | AN200 to AN211 |  |  | 1.20 | - | - |  | - Sampling time: 24 PCLKD |
|  | AN216 to AN217 |  |  | 1.28 | - | - |  | - Sampling time: 27 PCLKD |
| Offset error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 1.5$ | $\pm 7.5$ | LSB | AN000 to ANOO2, <br> AN100 to AN102 $=0.2 \mathrm{~V}$ |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 1.5$ | $\pm 6.5$ |  |  |
| Full-scale error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 1.5$ | $\pm 7.5$ |  | $\begin{aligned} & \text { AN000 to AN002 }=\text { AVCCO }-0.2 \mathrm{~V} \\ & \text { AN100 to AN102 }=\text { AVCC1 }-0.2 \mathrm{~V} \end{aligned}$ |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 1.5$ | $\pm 6.5$ |  |  |
| Quantization error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 0.5$ | - |  |  |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 0.5$ | - |  |  |
| Absolute accuracy | ANOOO to ANOO2, AN100 to AN102 | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 4.0$ | $\pm 8.0$ |  |  |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 2.5$ | $\pm 7.0$ |  |  |
|  | AN003, AN103 |  |  | - | $\pm 2.5$ | $\pm 7.0$ |  |  |
|  | AN200 to AN211 |  |  | - | $\pm 2.5$ | $\pm 7.0$ |  |  |
|  | AN216 to AN217 |  |  | - | $\pm 2.5$ | $\pm 8.0$ |  |  |
| DNL differential nonlinearity error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 1.0$ | $\pm 4.5$ |  |  |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 1.0$ | $\pm 3.5$ |  |  |
| INL integral nonlinearity error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 2.0$ | $\pm 5.0$ |  |  |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 1.5$ | $\pm 3.5$ |  |  |
| Channel-dedicated sample-and-hold characteristics of hold circuits |  |  |  | - | - | 20 | $\mu \mathrm{s}$ |  |
| Dynamic range | AN000 to AN002 | Channel-dedicated sample-andhold circuits in use |  | 0.2 | - | $\begin{gathered} \hline \text { AVCC0 } \\ -0.2 \end{gathered}$ | V |  |
|  | AN100 to AN102 | Channel-dedicated sample-andhold circuits in use |  | 0.2 | - | $\begin{gathered} \text { AVCC1 } \\ -0.2 \end{gathered}$ |  |  |

Note 1. The conversion time is the sum of the sampling time and the comparison time. The numbers of sampling-clock cycles are indicated as the test conditions.

Table 2.46 A/D Internal Reference Voltage Characteristics
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}, \mathrm{PCLKB}=$ PCLKD $=8$ to 60 MHz

| Item | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A/D internal reference voltage | 1.20 | 1.25 | 1.30 | V |  |

Note: The above specification values apply during normal operations.

### 2.6 Programmable Gain Amplifier Characteristics

Table 2.47 Programmable Gain Amplifier Characteristics
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\text { VSS }=\text { AVSS0 }=\text { AVSS1 }=\text { AVSS2 }=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input offset voltage | $\mathrm{V}_{10}$ | - | 3 | 8 | mV |  |
| Single-ended input voltage range | $\mathrm{V}_{\text {ISR }}$ | $\mathrm{V}_{\mathrm{OR}}(\mathrm{min}) / \mathrm{G}$ | - | $\mathrm{V}_{\text {OR }}(\max ) / \mathrm{G}$ | V |  |
| Output voltage range | $V_{\text {OR }}$ | $0.10 \times$ AVCCn | - | $0.90 \times$ AVCCn |  | $\mathrm{G}=2.000$ to 3.636 |
|  |  | $0.15 \times$ AVCCn | - | $0.85 \times$ AVCCn |  | $\mathrm{G}=4.000$ to 6.667 |
|  |  | $0.20 \times$ AVCCn | - | $0.80 \times$ AVCCn |  | G $=8.000$ to 20.000 |
| Gain | G | 2.000 | - | 20.000 | Linear gain |  |
| Gain error | $\mathrm{E}_{G}$ | - | $\pm 0.5$ | $\pm 1.5$ | \% | $\mathrm{G}=2.000$ |
|  |  | - | $\pm 0.5$ | $\pm 1.5$ |  | $\mathrm{G}=2.500$ |
|  |  | - | $\pm 0.5$ | $\pm 1.5$ |  | $\mathrm{G}=3.077$ |
|  |  | - | $\pm 0.5$ | $\pm 1.5$ |  | $\mathrm{G}=3.636$ |
|  |  | - | $\pm 0.6$ | $\pm 1.5$ |  | $\mathrm{G}=4.000$ |
|  |  | - | $\pm 0.6$ | $\pm 1.5$ |  | $\mathrm{G}=4.444$ |
|  |  | - | $\pm 0.7$ | $\pm 1.5$ |  | $\mathrm{G}=5.000$ |
|  |  | - | $\pm 0.7$ | $\pm 1.5$ |  | $\mathrm{G}=6.667$ |
|  |  | - | $\pm 0.7$ | $\pm 1.5$ |  | $\mathrm{G}=8.000$ |
|  |  | - | $\pm 0.7$ | $\pm 2.5$ |  | $\mathrm{G}=10.000$ |
|  |  | - | $\pm 1.1$ | $\pm 2.5$ |  | $\mathrm{G}=13.333$ |
|  |  | - | $\pm 1.3$ | $\pm 4.0$ |  | $\mathrm{G}=20.000$ |
| Slew rate | SR | 10 | - | - | $\mathrm{V} / \mathrm{\mu s}$ |  |
| Operation stabilization time | $\mathrm{t}_{\text {start }}$ | - | - | 5 | $\mu \mathrm{s}$ |  |

$\mathrm{n}=0$ and 1

### 2.7 Comparator Characteristics

Table 2.48 Comparator Characteristics
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\text { VSS }=\text { AVSS0 }=\text { AVSS1 }=\text { AVSS2 }=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input offset voltage | $\mathrm{V}_{10}$ | - | 8 | 15 | mV |  |
| Reference input voltage range | $\mathrm{V}_{\text {ref }}$ | 0 | - | AVCC1 | V | $\begin{aligned} & \text { CMPSEL1.CVRS[3:0] = } \\ & \text { 0100b, 1000b } \end{aligned}$ |
|  |  | 0 | - | AVCC2 |  | $\begin{aligned} & \text { CMPSEL1.CVRS[3:0] = } \\ & \text { 0001b, 0010b } \end{aligned}$ |
| Response time | $\mathrm{t}_{\text {tot(r) }}$ | - | - | 200 | ns | $\begin{aligned} & \mathrm{VOD}=100 \mathrm{mV} \\ & \text { CMPCTL.CDFS }=0 \end{aligned}$ |
|  | $\mathrm{t}_{\text {tot(f) }}$ | - | - | 200 |  |  |
| Waiting time for stabilization following switching of the input | $\mathrm{t}_{\text {cwait }}$ | 300 | - | - |  |  |
| Operation stabilization time | $\mathrm{t}_{\text {cmp }}$ | - | - | 1 | $\mu \mathrm{s}$ |  |



Figure 2.77 Comparator Response Time

### 2.8 D/A Conversion Characteristics

Table 2.49 D/A Conversion Characteristics
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\mathrm{VSS}=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Resolution | 12 | 12 | 12 | Bit |  |
| Absolute accuracy | - | - | $\pm 6.0$ | LSB | 2-M $\Omega$ resistive load, 10-bit <br> conversion |
| Differential nonlinearity error (DNL) | - | $\pm 1.0$ | $\pm 2.0$ | LSB | 2-M $\Omega$ resistive load |
| Output resistance $\left(\mathrm{R}_{\mathrm{o}}\right)$ | - | 5.7 | - | $\mathrm{k} \Omega$ |  |
| Conversion time | - | - | 3 | $\mu \mathrm{~s}$ | 20-pF capacitive load |

### 2.9 Temperature Sensor Characteristics

Table 2.50 Temperature Sensor Characteristics
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,

$$
\mathrm{VSS}=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}},
$$

$$
\text { PCLKB = PCLKD = } 8 \text { to } 60 \mathrm{MHz}
$$

| Item | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Relative accuracy | - | $\pm 1.0$ | - | ${ }^{\circ} \mathrm{C}$ |  |
| Temperature slope | - | -2.0 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |
| Output voltage | - | 0.63 | - | V | $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ |
| Temperature sensor start time | - | - | 200 | $\mu \mathrm{~s}$ |  |
| Sampling time*1 | 3 | - | - | $\mu \mathrm{s}$ |  |

Note 1. Set the S12AD2.ADSSTRT register such that the sampling time of the 12-bit A/D converter satisfies this specification.

### 2.10 Power-on Reset Circuit and Voltage Detection Circuit Characteristics

Table 2.51 Power-on Reset Circuit and Voltage Detection Circuit Characteristics
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\text { VSS }=\text { AVSS0 }=\text { AVSS1 }=\text { AVSS2 }=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item |  | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage detection level | Power-on reset (POR) | $\mathrm{V}_{\text {POR }}$ | 2.46 | 2.58 | 2.70 | V | Figure 2.78 |
|  | Voltage detection circuit (LVD0) | $\mathrm{V}_{\text {det0_1 }}$ | 4.04 | 4.22 | 4.40 |  | Figure 2.79 |
|  |  | $\mathrm{V}_{\text {det0_2 }}$ | 2.71 | 2.83 | 2.95 |  |  |
|  | Voltage detection circuit (LVD1) | $\mathrm{V}_{\text {det1_0 }}$ | 4.39 | 4.57 | 4.75 |  | Figure 2.80 |
|  |  | $\mathrm{V}_{\text {det1_1 }}$ | 4.29 | 4.47 | 4.65 |  |  |
|  |  | $V_{\text {det1_2 }}$ | 4.14 | 4.32 | 4.50 |  |  |
|  |  | $\mathrm{V}_{\text {det1_3 }}$ | 2.81 | 2.93 | 3.05 |  |  |
|  |  | $\mathrm{V}_{\text {det1_4 }}$ | 2.76 | 2.88 | 3.00 |  |  |
|  | Voltage detection circuit (LVD2) | $V_{\text {det2_0 }}$ | 4.39 | 4.57 | 4.75 |  | Figure 2.81 |
|  |  | $\mathrm{V}_{\text {det2_1 }}$ | 4.29 | 4.47 | 4.65 |  |  |
|  |  | $\mathrm{V}_{\text {det2_2 }}$ | 4.14 | 4.32 | 4.50 |  |  |
|  |  | $\mathrm{V}_{\text {det2_3 }}$ | 2.81 | 2.93 | 3.05 |  |  |
|  |  | $\mathrm{V}_{\text {det2_4 }}$ | 2.76 | 2.88 | 3.00 |  |  |
| Internal reset time | Power-on reset time | $\mathrm{t}_{\text {POR }}$ | - | 15.5 | - | ms | Figure 2.78 |
|  | LVD0 reset time | $\mathrm{t}_{\text {LVDO }}$ | - | 0.70 | - |  | Figure 2.79 |
|  | LVD1 reset time | $t_{\text {LVD1 }}$ | - | 0.57 | - |  | Figure 2.80 |
|  | LVD2 reset time | $t_{\text {LVD2 }}$ | - | 0.57 | - |  | Figure 2.81 |
| Minimum VCC down time |  | $\mathrm{t}_{\text {VofF }}$ | 200 | - | - | $\mu \mathrm{s}$ | Figure 2.78, Figure 2.79 |
| Response delay time |  | $\mathrm{t}_{\text {det }}$ | - | - | 200 | $\mu \mathrm{s}$ | Figure 2.78 to Figure 2.81 |
| LVD operation stabilization time (after LVD is enabled) |  | $\mathrm{T}_{\mathrm{d}(\mathrm{E}-\mathrm{A})}$ | - | - | 20 | $\mu \mathrm{s}$ | Figure 2.80, Figure 2.81 |
| Hysteresis width (LVD1 and LVD2) |  | $\mathrm{V}_{\text {LVH }}$ | - | 80 | - | mV |  |

Note: The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels $\mathrm{V}_{\text {POR }}, \mathrm{V}_{\text {det } 1, ~}$ and $V_{\text {det2 }}$ for the POR/ LVD.


Figure 2.78 Power-on Reset Timing


Figure 2.79 Voltage Detection Circuit Timing ( $\mathrm{V}_{\text {det0 }}$ )


Figure 2.80 Voltage Detection Circuit Timing ( $\mathbf{V}_{\text {det } 1}$ )


Figure 2.81 Voltage Detection Circuit Timing ( $\mathbf{V}_{\text {det2 }}$ )

### 2.11 Oscillation Stop Detection Timing

Table 2.52 Oscillation Stop Detection Circuit Characteristics
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V , VSS $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Detection time | $\mathrm{t}_{\mathrm{dr}}$ | - | - | 1 | ms | Figure 2.82 |



Figure 2.82 Oscillation Stop Detection Timing

### 2.12 Flash Memory Characteristics

Table 2.53 Code Flash Memory Characteristics
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
$\mathrm{VSS}=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}$,
Temperature range for program/erase: $\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item |  | Symbol | FCLK $=4 \mathrm{MHz}$ |  |  | $20 \mathrm{MHz} \leq$ FCLK $\leq 60 \mathrm{MHz}$ |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| Program time ( $\mathrm{N}_{\text {PEC }} \leq 100$ cycles) | 128 bytes |  | $t_{\text {P128 }}$ | - | 0.66 | 11 | - | 0.3 | 5 | ms |  |
|  | 8 Kbytes | $\mathrm{t}_{\text {P8K }}$ | - | 37 | 176 | - | 17 | 80 |  |  |
|  | 32 Kbytes | $\mathrm{t}_{\mathrm{P} 32 \mathrm{~K}}$ | - | 150 | 704 | - | 68 | 320 |  |  |
| Program time ( $\mathrm{N}_{\text {PEC }}>100$ cycles) | 128 bytes | $\mathrm{t}_{\mathrm{P} 128}$ | - | 0.71 | 13 | - | 0.32 | 6 | ms |  |
|  | 8 Kbytes | $\mathrm{t}_{\mathrm{P} 8 \mathrm{~K}}$ | - | 46 | 212 | - | 21 | 96 |  |  |
|  | 32 Kbytes | $\mathrm{t}_{\mathrm{P} 32 \mathrm{~K}}$ | - | 185 | 848 | - | 84 | 384 |  |  |
| Erase time <br> ( $\mathrm{NPEC} \leq 100$ cycles) | 4 Kbytes | $\mathrm{t}_{\mathrm{E} 4 \mathrm{~K}}$ | - | 43 | 108 | - | 24 | 60 | ms |  |
|  | 32 Kbytes | $\mathrm{t}_{\mathrm{E} 32 \mathrm{~K}}$ | - | 284 | 864 | - | 158 | 480 |  |  |
| Erase time <br> ( $\mathrm{NPEC}^{>100}$ cycles) | 4 Kbytes | $\mathrm{t}_{\mathrm{E} 4 \mathrm{~K}}$ | - | 50 | 130 | - | 28 | 72 | ms |  |
|  | 32 Kbytes | $\mathrm{t}_{\mathrm{E} 32 \mathrm{~K}}$ | - | 338 | 864 | - | 188 | 480 |  |  |
| Program/erase cycles*1 |  | $\mathrm{N}_{\text {PEC }}$ | 1000*2 | - | - | 1000*2 | - | - | Cycles |  |
| Program suspend latency |  | $t_{\text {SPD }}$ | - | - | 264 | - | - | 120 | $\mu \mathrm{s}$ |  |
| Primary erase suspend latency in suspend priority mode |  | $\mathrm{t}_{\text {SESD1 }}$ | - | - | 216 | - | - | 120 |  |  |
| Secondary erase suspend latency in suspend priority mode |  | $\mathrm{t}_{\text {SESD2 }}$ | - | - | 1.7 | - | - | 1.7 | ms |  |
| Erase suspend latency in erase priority mode |  | $\mathrm{t}_{\text {SEED }}$ | - | - | 1.7 | - | - | 1.7 | ms |  |
| Forced stop command |  | $\mathrm{t}_{\text {FD }}$ | - | - | 32 | - | - | 20 | $\mu \mathrm{s}$ |  |
| Data retention*3, *4 |  | $t_{D R P}$ | 20 | - | - | 20 | - | - | Year | $\mathrm{T}_{\mathrm{a}} \leq 85^{\circ} \mathrm{C}$ |
|  |  |  | 10 | - | - | 10 | - | - |  | $\mathrm{T}_{\mathrm{a}} \leq 105^{\circ} \mathrm{C}$ |

Note 1. Definition of program/erase cycle:
The program/erase cycle is the number of erasing for each block. When the number of program/erase cycles is $n$, each block can be erased $n$ times. For instance, when 256-byte program is performed 32 times for different addresses in 8-Kbyte block and then the block is erased, the program/erase cycle is counted as one. However, the same address cannot be programmed more than once before the next erase cycle (overwriting is prohibited).
Note 2. Characteristics are degraded as the number of program/erase increases. This is the minimum value of program/erase cycles to guarantee all characteristics listed in this table.
Note 3. This shows the characteristic when the flash memory writer or self-programming library from Renesas Electronics is in use, and the number of times programming and erasure proceed does not exceed the specified value.
Note 4. These values are based on the results of reliability testing.

Table 2.54 Data Flash Memory Characteristics
Conditions: VCC = 2.7 to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS = AVSS0 = AVSS1 = AVSS2 = 0 V ,
Temperature range for program/erase: $\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item |  | Symbol | FCLK $=4 \mathrm{MHz}$ |  |  | $20 \mathrm{MHz} \leq \mathrm{FCLK} \leq 60 \mathrm{MHz}$ |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| Program time | 4 bytes |  | $\mathrm{t}_{\text {DP4 }}$ | - | 0.36 | 3.8 | - | 0.16 | 1.7 | ms |  |
| Erase time | 64 bytes | $\mathrm{t}_{\text {DE6 } 64}$ | - | 3.1 | 18 | - | 1.7 | 10 |  |  |
| Blank check time | 4 bytes | $\mathrm{t}_{\mathrm{DBC}}$ | - | - | 84 | - | - | 30 | $\mu \mathrm{s}$ |  |
|  | 64 bytes | $\mathrm{t}_{\text {DBC64 }}$ | - | - | 280 | - | - | 100 |  |  |
|  | 2 Kbytes | $\mathrm{t}_{\text {DBC2K }}$ | - | - | 6160 | - | - | 2200 |  |  |
| Program/erase cycles*1 |  | $\mathrm{N}_{\text {DPEC }}$ | $\underset{* 2}{100000}$ | - | - | $\underset{* 2}{100000}$ | - | - | Cycles |  |
| Program suspend latency |  | $\mathrm{t}_{\text {DSPD }}$ | - | - | 264 | - | - | 120 | $\mu \mathrm{s}$ |  |
| Primary erase suspend latency in suspend priority mode |  | $t_{\text {tSESD1 }}$ | - | - | 216 | - | - | 120 |  |  |
| Secondary erase suspend latency in suspend priority mode |  | $\mathrm{t}_{\text {DSESD2 }}$ | - | - | 300 | - | - | 300 |  |  |
| Erase suspend latency in erase priority mode |  | $t_{\text {DSEED }}$ | - | - | 300 | - | - | 300 |  |  |
| Forced stop command |  | $\mathrm{t}_{\text {FD }}$ | - | - | 32 | - | - | 20 |  |  |
| Data retention*3, *4 |  | $\mathrm{t}_{\text {DDRP }}$ | 20 | - | - | 20 | - | - | Year | $\mathrm{T}_{\mathrm{a}} \leq 85^{\circ} \mathrm{C}$ |
|  |  | 10 | - | - | 10 | - | - | $\mathrm{T}_{\mathrm{a}} \leq 105^{\circ} \mathrm{C}$ |  |  |

Note 1. Definition of program/erase cycle:
The program/erase cycle is the number of erasing for each block. When the number of program/erase cycles is n, each block can be erased n times. For instance, when 4-byte program is performed 512 times for different addresses in 2-Kbyte block and then the block is erased, the program/erase cycle is counted as one. However, the same address cannot be programmed more than once before the next erase cycle (overwriting is prohibited).
Note 2. Characteristics are degraded as the number of program/erase increases. This is the minimum value of program/erase cycles to guarantee all characteristics listed in this table.
Note 3. This shows the characteristic when the flash memory writer or self-programming library from Renesas Electronics is in use, and the number of times programming and erasure proceed does not exceed the specified value.
Note 4. These values are based on the results of reliability testing.


Figure 2.83 Flash Memory Program/Erase Suspend Timing

## Appendix 1. Package Dimensions

Information on the latest version of the package dimensions or mountings has been displayed in "Packages" on Renesas Electronics Corporation website.

| JEITA Package Code | RENESAS Code | Previous Code | MASS (Typ) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP100-14×14-0.50 | PLQP0100KB-B | - | 0.6 |


1 NOTE

1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.

3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.


| Reference <br> Symbol | Dimensions in millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 13.9 | 14.0 | 14.1 |
| E | 13.9 | 14.0 | 14.1 |
| $\mathrm{~A}_{2}$ | - | 1.4 | - |
| $\mathrm{H}_{\mathrm{D}}$ | 15.8 | 16.0 | 16.2 |
| $\mathrm{H}_{\mathrm{E}}$ | 15.8 | 16.0 | 16.2 |
| A | - | - | 1.7 |
| $\mathrm{~A}_{1}$ | 0.05 | - | 0.15 |
| $\mathrm{~b}_{\mathrm{p}}$ | 0.15 | 0.20 | 0.27 |
| c | 0.09 | - | 0.20 |
| $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $8^{\circ}$ |
| e | - | 0.5 | - |
| x | - | - | 0.08 |
| y | - | - | 0.08 |
| $\mathrm{~L}_{p}$ | 0.45 | 0.6 | 0.75 |
| $\mathrm{~L}_{1}$ | - | 1.0 | - |

Figure A 100-Pin LFQFP (PLQP0100KB-B)


Figure B 80-Pin LFQFP (PLQP0080KB-B)

| JEITA Package Code | RENESAS Code | Previous Code | MASS (Typ) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP64-10×10-0.50 | PLQP0064KB-C | - | 0.3 |

Unit: mm


NOTE)

1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE

LOCATED WITHIN THE HATCHED AREA
4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY

| Reference <br> Symbol | Dimensions in millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 9.9 | 10.0 | 10.1 |
| E | 9.9 | 10.0 | 10.1 |
| $\mathrm{~A}_{2}$ | - | 1.4 | - |
| $\mathrm{H}_{\mathrm{D}}$ | 11.8 | 12.0 | 12.2 |
| $\mathrm{H}_{\mathrm{E}}$ | 11.8 | 12.0 | 12.2 |
| A | - | - | 1.7 |
| $\mathrm{~A}_{1}$ | 0.05 | - | 0.15 |
| $\mathrm{~b}_{\mathrm{p}}$ | 0.15 | 0.20 | 0.27 |
| c | 0.09 | - | 0.20 |
| $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $8^{\circ}$ |
| e | - | 0.5 | - |
| x | - | - | 0.08 |
| y | - | - | 0.08 |
| $\mathrm{~L}_{\mathrm{p}}$ | 0.45 | 0.6 | 0.75 |
| $\mathrm{~L}_{1}$ | - | 1.0 | - |

Figure C 64-Pin LFQFP (PLQP0064KB-C)

| JEITA Package code | RENESAS code | MASS(TYP.)[g] |
| :---: | :---: | :---: |
| P-HWQFN064-9×9-0.50 | PWQN0064KF-A | 0.17 |



| Reference <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | - | - | 0.80 |
| A1 $_{1}$ | 0.00 | 0.02 | 0.05 |
| A $3^{y y y}$ | 0.203 REF. |  |  |
| b | 0.18 | 0.25 | 0.30 |
| D | 9.00 BSC |  |  |
| E | 9.00 BSC |  |  |
| e | 0.50 BSC |  |  |
| N | 64 |  |  |
| L | 0.35 | 0.40 | 0.45 |
| K | 0.20 | - | - |
| D2 | 5.95 | 6.00 | 6.05 |
| E2 | 5.95 | 6.00 | 6.05 |
| aaa | - | - | 0.15 |
| bbb | - | - | 0.10 |
| ccc | - | - | 0.10 |
| ddd | - | - | 0.05 |
| eee | - | - | 0.08 |
| fff | - | - | 0.10 |

Figure D 64-Pin HWQFN (PWQN0064KF-A)

| JEITA Package Code | RENESAS Code | Previous Code | MASS (Typ) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP48-7x7-0.50 | PLQP0048KB-B | - | 0.2 |



1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA
4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY

| Reference <br> Symbol | Dimensions in millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 6.9 | 7.0 | 7.1 |
| E | 6.9 | 7.0 | 7.1 |
| $\mathrm{~A}_{2}$ | - | 1.4 | - |
| $\mathrm{H}_{\mathrm{D}}$ | 8.8 | 9.0 | 9.2 |
| $\mathrm{H}_{\mathrm{E}}$ | 8.8 | 9.0 | 9.2 |
| A | - | - | 1.7 |
| $\mathrm{~A}_{1}$ | 0.05 | - | 0.15 |
| $\mathrm{~b}_{\mathrm{p}}$ | 0.17 | 0.20 | 0.27 |
| c | 0.09 | - | 0.20 |
| $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $8^{\circ}$ |
| e | - | 0.5 | - |
| x | - | - | 0.08 |
| y | - | - | 0.08 |
| $\mathrm{~L}_{\mathrm{p}}$ | 0.45 | 0.6 | 0.75 |
| $\mathrm{~L}_{1}$ | - | 1.0 | - |

Figure E 48-Pin LFQFP (PLQP0048KB-B)

| JEITA Package code | RENESAS code | MASS(TYP.)[g] |
| :---: | :---: | :---: |
| P-HWQFN048-7x7-0.50 | PWQN0048KC-A | 0.13 g |



| Reference <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | - | - | 0.80 |
| $\mathrm{~A}_{1}$ | 0.00 | 0.02 | 0.05 |
| $\mathrm{~A}_{3}$ | 0.203 REF. |  |  |
| b | 0.20 | 0.25 | 0.30 |
| D | 7.00 BSC |  |  |
| E | 7.00 BSC |  |  |
| e | 0.50 BSC |  |  |
| L | 0.30 | 0.40 | 0.50 |
| K | 0.20 | - | - |
| $\mathrm{D}_{2}$ | 5.25 | 5.30 | 5.35 |
| $\mathrm{E}_{2}$ | 5.25 | 5.30 | 5.35 |
| aaa | 0.15 |  |  |
| bbb | 0.10 |  |  |
| ccc | 0.10 |  |  |
| ddd | 0.05 |  |  |
| eee | 0.08 |  |  |
| fff | 0.10 |  |  |

Figure F 48-Pin HWQFN (PWQN0048KC-A)

## REVISION HISTORY RX26T Group Datasheet

Classifications

- Items with Technical Update document number: Changes according to the corresponding issued Technical Update - Items without Technical Update document number: Minor changes that do not require Technical Update to be issued

| Rev. | Date | Description |  | Classification |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Page | Summary |  |
| 1.00 | Jan 16, 2023 | - | First edition, issued |  |
| 1.01 | Mar 01, 2023 | Features |  |  |
|  |  | 1 | Package, changed |  |
|  |  | 1. Overview |  |  |
|  |  | 13 to 15 | Table 1.3 List of Products, changed |  |
|  |  | 2. Electrica | Characteristics |  |
|  |  | 64 | Table 2.10 Permissible Output Currents, changed |  |
|  |  | 67 | Table 2.13 Thermal Resistance Value (Reference), changed |  |
| 1.10 | Aug 10, 2023 | 1. Overview |  |  |
|  |  | 10 | Table 1.1 Outline of Specifications (9/9), changed |  |
|  |  | 13 to 15 | Table 1.3 List of Products, changed |  |
|  |  | 16 | Figure 1.1 How to Read the Product Part Number, changed |  |
|  |  | 2. Electrica | haracteristics |  |
|  |  | 60 | Table 2.6 DC Characteristics (3) (Products with 64 Kbytes of RAM), changed |  |
|  |  | 61 | Table 2.7 DC Characteristics (3) (Products with 48 Kbytes of RAM), changed |  |

## General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.
2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.
3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation
4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.
5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.
6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $\mathrm{V}_{\mathrm{IL}}$ (Max.) and $\mathrm{V}_{\mathrm{IH}}$ (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $\mathrm{V}_{\mathrm{IL}}$ (Max.) and $\mathrm{V}_{\mathrm{IH}}$ (Min.).
7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.
8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a systemevaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.
(Rev.5.0-1 October 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

