

SPREAD SPECTRUM CLOCK SYNTHESIZER

ICS650-44


Description

The ICS650-44 is a spread spectrum clock synthesizer intended for video projector and digital TV applications. It generates three copies of an EMI optimized 50 MHz clock signal (EMI peak reduction of 7 to 14 dB on 3rd through 19th harmonics) through the use of Spread Spectrum techniques from a 25 MHz crystal or clock input. The modulation rate is 50 kHz.


Features

- Packaged in 16-pin TSSOP (173 mil)
- Supply voltages: VDD = 3.3 V, VDDO = 2.5 V
- Peak-to-peak jitter: ±125 ps typ
- Output duty cycle 45/55% (worst case)
- 25 MHz crystal or reference clock input
- Zero (0) ppm frequency error on all output clocks
- Advanced, low-power CMOS process
- Industrial temperature range (-40 to +85°C)
- · Pb (lead) free package

Block Diagram



Pin Assignment



Spread Spectrum and Output Configuration Table

FS3	FS2	FS1	FS0	Spread Type	SS Out
0	0	0	0	Center	±0.25
0	0	0	1	Center	±0.50
0	0	1	0	Center	±0.75
0	0	1	1	Center	±1.00
0	1	0	0	Center	±1.25
0	1	0	1	Center	±1.50
0	1	1	0	Center	±1.75
0	1	1	1	Center	±2.00
1	0	0	0	Down	-0.5
1	0	0	1	Down	-0.75
1	0	1	0	Down	-1.0
1	0	1	1	Down	-1.25
1	1	0	0	Down	-1.5
1	1	0	1	Down	-1.75
1	1	1	0	Down	-2.0
1	1	1	1	Off	Off

Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description
1	X1/CLKIN	Input	Crystal input. Connect this pin to a 25 MHz crystal or external input clock.
2	FS0	Input	Select pin 0. Internal pull-up resistor. See table on page 2.
3	FS1	Input	Select pin 1. Internal pull-up resistor. See table on page 2.
4	50M	Output	Spread Spectrum output. Weak internal pull-down when tri-stated.
5	VDD	Power	Connect to +3.3 V.
6	GND	Power	Connect to ground.
7	FS3	Input	Select pin 3. Internal pull-up resistor. See table on page 2.
8	50M	Output	Spread Spectrum output. Weak internal pull-down when tri-stated.
9	50M	Output	Spread Spectrum output. Weak internal pull-down when tri-stated.
10	VDDO	Power	Connect to +2.5 V.
11	GND	Power	Connect to ground.
12	VDD	Power	Connect to +3.3 V.
13	FS2	Input	Select pin 2. Internal pull-up resistor. See table on page 2.
14	PDTS	Input	Powers down entire chip. Tri-states CLK outputs when low. Internal
			pull-up.
15	VDD	Power	Connect to +3.3 V.
16	X2	Output	Crystal Output. Connect this pin to a 25 MHz crystal. Do not connect if clock input is used.

External Components

Decoupling Capacitor

As with any high-performance mixed-signal IC, the ICS650-44 must be isolated from system power supply noise to perform optimally.

A decoupling capacitor of 0.01µF must be connected between each VDD and the PCB ground plane.

Series Termination Resistor

Clock output traces over one inch should use series termination. To series terminate a $50\Omega\,\text{trace}$ (a commonly used trace impedance), place a $33\Omega\,\text{resistor}$ in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20Ω

Crystal Load Capacitors

The device crystal connections should include pads for

small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) between the crystal and device. Crystal capacitors must be connected from each of the pins X1 and X2 to ground.

The value (in pF) of these crystal caps should equal (C_L -6 pF)*2. In this equation, C_L = crystal load capacitance in pF. Example: For a crystal with a 16 pF load capacitance, each crystal capacitor would be 20 pF [(16-6) x 2] = 20.

PCB Layout Recommendations

For optimum device performance and lowest output phase noise, the following guidelines should be observed.

- 1) The $0.01\mu F$ decoupling capacitors should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between the decoupling capacitors and VDD pins. The PCB trace to VDD pins should be kept as short as possible, as should the PCB trace to the ground via.
- 2) The external crystal should be mounted just next to the device with short traces. The X1 and X2 traces should not be routed next to each other with minimum spaces, instead they should be separated and away from other traces.
- 3) To minimize EMI, the 33Ω series termination resistor should be placed close to the clock output.
- 4) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers. Other signal traces should be routed away from the ICS650-44. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS650-44. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	5 V
All Inputs and Outputs	-0.5 V to VDD+0.5 V
Ambient Operating Temperature	-40 to +85° C
Storage Temperature	-65 to +150° C
Junction Temperature	125° C
Soldering Temperature (max. of 10 seconds)	260° C

Recommended Operation Conditions

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature	-40	_	+85	°C
Power Supply Voltage (VDD, with respect to GND)	+3.135	+3.3	+3.465	V
Power Supply Voltage (VDDO)	+2.375	+2.5	+2.625	V
Power Supply Ramp Time, Figure 4			4	ms

DC Electrical Characteristics

Unless stated otherwise, VDD = 3.3 V \pm 5%, VDDO = 2.5 V \pm 5%, Ambient Temperature -40 to +85° C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
	IDD	no load		27		mA
Operating Supply Current		PDTS = 0, no load		40		uA
Operating Supply Surrent		no load		4		mA
	IDDO	PDTS = 0, no load		1		uA
Input High Voltage	V _{IH}	FS3:0, PDTS	2			V
Input Low Voltage	V _{IL}	FS3:0, PDTS			0.8	V
Input High Voltage	V _{IH}	X1/CLKIN	0.7 x VDD			V
Input Low Voltage	V _{IL}	X1/CLKIN			0.3 x VDD	V
Output High Voltage	V _{OH}	I _{OH} = -4 mA	1.8			V
Output Low Voltage	V _{OL}	I _{OL} = 4 mA			0.6	V
Short Circuit Current	Ios			±50		mA
Nominal Output Impedance	Z _O			20		Ω
Internal Pull-up Resistor	R _{PU}	FS3:0, PDTS		360		kΩ
Input Leakage Current	l _l	FS3:0, PDTS, VIN=VDD		1		uA
Internal Pull-down Resistor	R _{PD}	CLK outputs		900		kΩ
Input Capacitance	C _{IN}	Inputs		4		pF

AC Electrical Characteristics

Unless stated otherwise, VDD = 3.3 V ±5%, VDDO = 2.5 V ±5%, Ambient Temperature -40 to +85° C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency	F _{IN}	Crystal or clock input		25		MHz
Spread Spectrum Modulation Frequency				50		kHz
Duty Cycle	t ₂ /t ₁	At VDD/2, Note 1 and Figures 1 and 2	45	50	55	%
Output Fall Time	t ₃	80% to 20%, Note 1 and Figures 1 & 3		1.5		ns
Output Rise Time	t ₄	20% to 80%, Note 1 and Figures 1 & 3		1.5		ns
One Sigma Clock Period Jitter		Note 1		30		ps
Absolute Jitter, Peak-to-Peak	t _{ja}	Deviation from mean, Note1 & Figures 1 and 6		±125		ps
Output Enable Time	t _{EN}	PDTS high to PLL locked to within 1% of final value, Figure 5		2.5	5	ms
Output Disable Time	t _{DIS}	PDTS low to tri-state, Figure 5		20		ns
Output-to-Output Skew				±180		ps
Power-up Time	t _P	PLL lock-time from power-up to 1% of final value, Figure 4		6	10	ms

Note 1: Measured with 5 pF load.

Timing Diagrams




Figure 1: Test and Measurement Setup




Figure 3: Rise and Fall Time Definitions




Figure 5: PDTS to Stable Clock Output Timing




Figure 2: Duty Cycle Definitions




Figure 4: Power Up and PLL Lock Timing





Figure 6: Short Term Jitter Definition

Thermal Characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	θ_{JA}	Still air		78		° C/W
Ambient	θ_{JA}	1 m/s air flow		70		° C/W
	θ_{JA}	3 m/s air flow		68		° C/W
Thermal Resistance Junction to Case	$\theta_{\sf JC}$			37		° C/W

Marking Diagram (Pb free)




Notes:

- 1. ###### is the lot number.
- 2. YYWW is the last two digits of the year and the week number that the part was assembled.
- 3. "I" designates industrial temperature range.
- 4. "L" designates Pb (lead) free package.
- 5. Bottom marking: (origin)
 Origin = country of origin of not USA.

Package Outline and Package Dimensions (16-pin TSSOP, 173 Mil. Narrow Body)

Package dimensions are kept current with JEDEC Publication No. 95



Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
650GI-44LF	see page 7	Tubes	16-pin TSSOP	-40 to +85° C
650GI-44LFT		Tape and Reel	16-pin TSSOP	-40 to +85° C

Parts that are ordered with a "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

© 2019 Renesas Electronics Corporation

Revision History

Rev.	Originator	Date	Description of Change
-	P. Griffith	05/13/05	New proposal.
Α	P. Griffith	05/24/05	Move from Advance (proposal) to Preliminary. Added ICS part number and LF.
В	P. Griffith	06/14/05	Added "Output-to-Output skew" psec of ±180 ps.
С	P. Griffith	08/03/05	Removed references to SS_EN.
D		10/27/09	Added EOL note for non-green parts
Е		05/13/10	Removed EOL note and non-green parts

ICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER

CLOCK SYNTHESIZER

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/