

Ultra-small 22 m Ω 4 A Load Switch with Discharge and Reverse Current Blocking


General Description

The SLG59M610V is a 22 m Ω 4 A single-channel load switch that is able to switch 1 V to 5 V power rails. The product is packaged in an ultra-small 1.5 x 2.0 mm package.

Features

- 1.5 x 2.0 mm FC-TDFN 8L package (2 fused pins for drain and 2 fused pins for source)
- Logic level ON pin capable of supporting 0.85 V CMOS Logic
- · User selectable ramp rate with external capacitor
- 22 m Ω RDS_{ON}while supporting 4 A
- Two Over Current Protection Modes
 - · Short Circuit Current Limit
 - · Active Current Limit
- Over Temperature Protection
- Pb-Free / Halogen-Free / RoHS compliant
- Operating Temperature: -40 °C to 85°C
- · Operating Voltage: 2.5 V to 5.5 V

Pin Configuration




8-pin FC-TDFN (Top View)

Applications

- · Notebook Power Rail Switching
- Tablet Power Rail Switching
- · Smartphone Power Rail Switching

Block Diagram







Pin Description

Pin #	Pin Name	Туре	Pin Description	
1	VDD	PWR	VDD power for load switch control (2.5 V to 5.5 V)	
2	ON	Input	Turns MOSFET ON (4 M Ω pull down resistor) CMOS input with VIL < 0.3 V, VIH > 0.85 V	
3	VIN	MOSFET	Drain of Power MOSFET (fused with pin 4)	
4	VIN	MOSFET Drain of Power MOSFET (fused with pin 3)		
5	VOUT	MOSFET	Source of Power MOSFET (fused with pin 6)	
6	VOUT	MOSFET	Source of Power MOSFET (fused with pin 5)	
7	CAP	Input	t Capacitor for controlling power rail ramp rate	
8	GND	GND	Ground	

Ordering Information

Part Number	Туре	Production Flow
SLG59M610V	FC-TDFN 8L	Industrial, -40 °C to 85 °C
SLG59M610VTR	FC-TDFN 8L (Tape and Reel)	Industrial, -40 °C to 85 °C

000-0059M610-104 Page 2 of 11



Absolute Maximum Ratings

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Power Supply				7	V
T _S	Storage Temperature		-65		150	°C
ESD _{HBM}	ESD Protection	Human Body Model	2000			V
W _{DIS}	Package Power Dissipation				1	W
MOSFET IDS _{PK}	Peak Current from Drain to Source	For no more than 1 ms with 1% duty cycle			6	Α

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics

 T_A = -40 °C to 85°C (unless otherwise stated)

Parameter	Description	Description Conditions		Тур.	Max.	Unit
V_{DD}	Power Supply Voltage	-40 °C to 85°C	2.5		5.5	V
1	Davier Complex Compant (DIN 4)	when OFF			1	μΑ
I_{DD}	Power Supply Current (PIN 1)	when ON, No load		70	100	μΑ
		T _A 25°C @ 100 mA		22	28	mΩ
RDS_{ON}	Static Drain to Source ON Resistance	T _A 70°C @ 100 mA		25	30	mΩ
	CIVI (Colotario	T _A 85°C @ 100 mA		27	31	mΩ
IDS	Operating Current	V _{IN} = 1.0 V to 5.5 V			4	Α
V _{IN}	Drain Voltage		1.0		V_{DD}	V
T _{ON_Delay}	ON pin Delay Time	50% ON to Ramp Begin	0	300	500	μs
		50% ON to 90% V _{OUT}	Co	onfigurable	e ¹	ms
T _{Total_ON}	Total Turn On Time	Example: CAP (PIN 7) = 4 nF, V_{DD} = V_{IN} = 5 V, Source_Cap = 10 μ F, IDS = 100 mA		1.96		ms
		10% V _S to 90% V _S	Co	e ¹	V/ms	
T _{SLEWRATE}	Slew Rate	Example: CAP (PIN 7) = 4 nF, V_{DD} = V_{IN} = 5 V, Source_Cap = 10 μ F, IDS = 100 mA		3.0		V/ms
I _{REVERSE}	Reverse Blocking Current	V _{OUT} = 5.0, V _{IN} = 0 V; V _{DD} = 0 V; ON = 0 V		0.5	2	μΑ
CAP _{SOURCE}	Source Cap	Source to GND			500	μF
R _{DIS}	Discharge Resistance		100	150	300	Ω
ON_V _{IH}	High Input Voltage on ON pin		0.85		V_{DD}	V
ON_V _{IL}	Low Input Voltage on ON pin		-0.3	0	0.3	V
ı	Active Current Limit	MOSFET will automatically limit current when $V_S > 250 \text{ mV}$		6.0		Α
I _{LIMIT}	Short Circuit Current Limit	MOSFET will automatically limit current when $V_{\rm S}$ < 250 mV		0.5		Α
THERMON	Thermal shutoff turn-on temperature			125		°C
THERMOFF	Thermal shutoff turn-off temperature			100		°C
THERM _{TIME}	Thermal shutoff time				1	ms
T _{OFF Delay}	OFF Delay Time	50% ON to V _{OUT} Fall, V _{DD} = V _{IN} = 5		7.5	15	μs

000-0059M610-104 Page 3 of 11





SLG59M610V Turn ON

The normal power on sequence is first V_{DD} , with V_{D} only being applied after V_{DD} is > 1 V, and then ON after V_{D} is at least 90% of final value. The normal power off sequence is the power on sequence in reverse.

If V_{DD} and V_{D} are turned on at the same time then it is possible that a voltage glitch will appear on V_{S} before V_{DD} achieves 1 V which is the V_{T} of the main MOSFET. The size of the glitch is dependent on source and drain capacitance loading and the ramp rate of V_{DD} & V_{D} . The glitch can be eliminated with at least 10 μ F of capacitance on V_{S} .

The V_S ramp follows a linear path, not an RC limitation provided the ramp is slow enough to not be current limited by load capacitance.

SLG59M610V Current Limiting

The SLG59M610V has two modes of current limiting, differentiated by the output (Source pin) voltage.

1. Standard Current Limiting Mode (with Thermal Protection)

When $V_S > 250$ mV, the output current is initially limited to the Active Current Limit specification given in the Electrical Characteristics table. The current limiting circuit is very fast and responds within a few micro-seconds to sudden loads. When overload is sensed, the current limiting circuit increases the FET resistance to keep the current from exceeding the Active Current Limit.

However, if an overload condition persists, the die temperature rise due to the increased FET resistance while at maximum current can activate Thermal Protection. If the die temperature exceeds the THERM_{ON} specification, the FET is shut completely OFF, allowing the die to cool. When the die cools to the THERM_{OFF} temperature, the FET is allowed to turn back on. This process may repeat as long as the overload condition is present.

2. Short Circuit Current Limiting Mode (with Thermal Protection)

When V_S < 250 mV (which is the case with a hard short, such as a solder bridge on the power rail), the current is limited to approximately 500 mA. Thermal Protection is also present, but since the Short Circuit Current Limit is much lower than Standard Current Limit, activation may only occur at higher ambient temperatures.

Reverse Current Blocking Protection Operation


In the SLG59M610V, reverse current blocking is active only when ON = Low. Thus if ON = High, current may flow in both directions even if external $V_{OUT} > V_{IN}$ is suddenly applied. Once ON = Low, the SLG59M610V will block reverse current from V_{OUT} to V_{IN} .


For more information on GreenFET load switch features, please visit our website and see App Note "AN-1068 GreenFET and High Voltage GreenFET Load Switch Basics.

000-0059M610-104 Page 4 of 11




 $T_{Total~ON}$ vs. CAP @ V_{DD} = 3.3 V





 $T_{Total\ ON}$ vs. CAP @ V_{DD} = 5.0 V


SLG59M610V T_{Total ON}: ON (50%) -
$$V_{OUT}$$
 (90%) V_{DD} = 5.0 V, T_{A} = 25 °C. C_{L} = 10 μ F, IDS = 100 mA




000-0059M610-104 Page 5 of 11




 T_{SLEW} vs. CAP @ V_{DD} = 3.3 V





 T_{SLEW} vs. CAP @ V_{DD} = 5.0 V


SLG59M610V T_{SLEW}:
$$V_{OUT}$$
 (10%) - V_{OUT} (90%) V_{DD} = 5.0 V, T_{A} = 25 °C. C_{L} = 10 μ F, IDS = 100 mA



000-0059M610-104 Page 6 of 11



$\rm T_{Total_ON}, \rm T_{ON_Delay}$ and Slew Rate Measurement



000-0059M610-104 Page 7 of 11



Package Top Marking System Definition


		XXA	Part Code + Assembly Site
Date Code + Revision		DDR	
Pin 1 Identifier	0	LL	Lot Traceability

000-0059M610-104 Page 8 of 11



Package Drawing and Dimensions

8 Lead TDFN Package 1.5 x 2.0 mm (Fused Lead) JEDEC MO-252, Variation W2015D



Unit: mm

Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
Α	0.70	0.75	0.80	L	0.35	0.40	0.45
A1	0.005	-	0.060	L1	0.515	0.565	0.615
A2	0.15	0.20	0.25	L2	0.135	0.185	0.235
b	0.15	0.20	0.25	е	(0.50 BSC	,
D	1.95	2.00	2.05	S	(0.37 REF	
Е	1.45	1.50	1.55				

000-0059M610-104 Page 9 of 11




Tape and Reel Specifications

Bookaga	# of	Nominal	Max Units		Reel &	& Leader (min)		Trailer (min)		Таре	Part
Package Type	# OI Pins	Package Size [mm]	per Reel	per Box	er Box [mm]	Pockets	Length [mm]	Pockets	Length [mm]		Pitch [mm]
TDFN 8L FC Green	8	1.5 x 2.0 x 0.75	3000	3000	178 / 60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	PocketBTM Length	PocketBTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge		Tape Width
	A0	В0	K0	P0	P1	D0	E	F	w
TDFN 8L FC Green	1.68	2.18	0.9	4	4	1.5	1.75	3.5	8



Refer to EIA-481 specification

Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 2.25 mm³ (nominal). More information can be found at www.jedec.org.

000-0059M610-104 Page 10 of 11





Revision History

Date	Version	Change
2/14/2022	1.04	Renesas rebranding Fixed typos
4/28/2016	1.03	Added Reverse Current Blocking Description and clarified Current Limit Modes description
3/9/2016	1.02	Updated Ireverse

000-0059M610-104 Page 11 of 11

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/