

### 1 Description

The iW1691 is a high performance AC/DC power supply controller which uses digital control technology to build peak current mode PWM flyback power supplies. The device operates in quasi-resonant mode at heavy load to provide high efficiency along with a number of key built-in protection features while minimizing the external component count, simplifying EMI design and lowering the total bill of material cost. The iW1691 removes the need for secondary feedback circuitry while achieving excellent line and load regulation. It also eliminates the need for loop compensation components while maintaining stability over all operating conditions. Pulse-by-pulse waveform analysis allows for a loop response that is much faster than traditional solutions, resulting in improved dynamic load response. The built-in current limit function enables optimized transformer design in universal off-line applications over a wide input voltage range.

The ultra-low operating current at light load ensures that the iW1691 is ideal for applications targeting the newest regulatory standards for average efficiency and standby power.

#### 2 Features

- Primary-side feedback eliminates optoisolators and simplifies design
- Quasi-resonant operation for highest overall efficiency
- EZ-EMI® design to easily meet global EMI standards
- Up to 130kHz switching frequency enables small adapter size
- Built-in cable drop compensation
- Very tight output voltage regulation
- No external compensation components required
- Complies with CEC/EPA no-load power consumption and average efficiency regulations
- 3 Applications
  - AC/DC adapter/chargers for cell phones, PDAs, digital still cameras
- AC/DC adapters for consumer electronics

- Built-in output constant-current control with primaryside feedback
- Low start-up current (10μA typical)
- Built-in soft start
- Built-in short circuit protection and output overvoltage protection
- Optional AC line under/overvoltage protection
- PFM operation at light load
- Current sense resistor short protection
- Over-temperature protection






Figure 3.1: iW1691 Typical Application Circuit



## **4 Pinout Description**




Figure 4.1 : 8-Lead SOIC Package

Pin Number	Pin Name	Туре	Pin Description
1	NC	-	No connection.
2	$V_{SENSE}$	Analog Input	Auxiliary voltage sense (used for primary side regulation).
3	$V_{IN}$	Analog Input	Rectified AC line average voltage sense.
4	SD	Analog Input	External shutdown control. Connect to ground through a resistor if not used. (see section 10.16)
5	GND	Ground	Ground.
6	I <sub>SENSE</sub>	Analog Input	Primary current sense (used for cycle-by-cycle peak current control and limit).
7	OUTPUT	Output	Gate drive for external MOSFET switch.
8	V <sub>CC</sub>	Power Input	Power supply for control logic and voltage sense for power-on reset circuitry.



### **5 Absolute Maximum Ratings**

Absolute maximum ratings are the parameter values or ranges which can cause permanent damage if exceeded. For maximum safe operating conditions, refer to Electrical Characteristics in Section 6.

Parameter	Symbol	Value	Units
DC supply voltage range (pin 8, I <sub>CC</sub> = 20mA max)	V <sub>cc</sub>	-0.3 to 18	V
DC supply current at V <sub>CC</sub> pin	I <sub>cc</sub>	20	mA
OUTPUT (pin 7)		-0.3 to 18	V
V <sub>SENSE</sub> input (pin 2, I <sub>Vsense</sub> ≤ 10 mA)		-0.7 to 4.0	V
V <sub>IN</sub> input (pin 3)		-0.3 to 18	V
I <sub>SENSE</sub> input (pin 6)		-0.3 to 4.0	V
SD input (pin 4)		-0.3 to 18	V
Power dissipation at T <sub>A</sub> ≤ 25°C	P <sub>D</sub>	526	mW
Maximum junction temperature	T <sub>JMAX</sub>	125	°C
Storage temperature	T <sub>STG</sub>	-65 to 150	°C
Lead temperature during IR reflow for ≤ 15 seconds	T <sub>LEAD</sub>	260	°C
Thermal Resistance Junction-to-Ambient	$\theta_{JA}$	160	°C/W
ESD rating per JEDEC JESD22-A114		±2,000	V
Latch-up test per JESD78D		±100	mA



### **6 Electrical Characteristics**

 $V_{CC}$  = 12V, -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, unless otherwise specified (Note 1)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
V <sub>IN</sub> SECTION (Pin 3)							
Start-up low voltage threshold	V <sub>INSTLOW</sub>	T <sub>A</sub> = 25°C, positive edge	335	369	406	mV	
Start-up current	I <sub>INST</sub>	$V_{IN} = 10V, C_{VCC} = 10\mu F$		10	15	μА	
Shutdown low voltage threshold	V <sub>UVDC</sub>	T <sub>A</sub> = 25°C, negative edge	201	221	243	mV	
Input impedance	Z <sub>IN</sub>	After start-up		25		kΩ	
V <sub>SENSE</sub> SECTION (Pin 2)							
Input leakage current	I <sub>BVS</sub>	V <sub>SENSE</sub> = 2V			1	μА	
Nominal voltage threshold	$V_{\text{SENSE(NOM)}}$	T <sub>A</sub> = 25°C, negative edge	1.523	1.538	1.553	V	
Output OVP threshold - 00, -01, -03 , -11 (Note 2)	$V_{SENSE(MAX)}$	T <sub>A</sub> = 25°C, negative edge	1.754	1.846	1.938	V	
OUTPUT OVP threshold -09 (Note 2)	$V_{SENSE(MAX)}$	T <sub>A</sub> = 25°C, negative edge	1.797	1.892	1.987	V	
Output OVP threshold -04, -08 (Note 2)	$V_{SENSE(MAX)}$	T <sub>A</sub> = 25°C, negative edge, Load = 100%	1.836	1.933	2.030	V	
Output OVP threshold -10 (Note 2)	$V_{SENSE(MAX)}$	T <sub>A</sub> = 25°C, negative edge, Load = 100%	1.871	1.969	2.067	V	
OUTPUT SECTION (Pin 7)					`		
Output low level ON-resistance	R <sub>DS(ON)LO</sub>	I <sub>SINK</sub> = 5mA		40		Ω	
Output high level ON-resistance	R <sub>DS(ON)HP</sub>	I <sub>SOURCE</sub> = 5mA		175		Ω	
Rise time (Note 2)	t <sub>R</sub>	T <sub>A</sub> = 25°C, C <sub>L</sub> = 330pF 10% to 90%		200	300	ns	
Fall time (Note 2)	t <sub>F</sub>	T <sub>A</sub> = 25°C, C <sub>L</sub> = 330pF 90% to 10%		40	60	ns	
Maximum switching frequency -00, -01, -03, -04, -08, -09,-10, -11 (Note 3)	f <sub>SW(MAX)</sub>	Any combination of line and load		130	140	kHz	



### 6.0 Electrical Characteristics (cont.)

 $V_{CC}$  = 12V, -40°C ≤  $T_A$  ≤ 85°C, unless otherwise specified (Note 1)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
V <sub>CC</sub> SECTION (Pin 8)						
Maximum operating voltage (Note 2)	$V_{CC(MAX)}$				16	V
Start-up threshold	V <sub>CC(ST)</sub>	V <sub>CC</sub> rising	10.8	12	13.2	V
Undervoltage lockout threshold	V <sub>CC(UVL)</sub>	V <sub>cc</sub> falling	5.5	6.0	6.6	V
Operating current	I <sub>ccq</sub>	C <sub>L</sub> = 330 pF, V <sub>SENSE</sub> = 1.5V		3.5	5	mA
I <sub>SENSE</sub> SECTION (Pin 6)	I <sub>SENSE</sub> SECTION (Pin 6)					
Peak limit threshold	$V_{PEAK}$		1.045	1.1	1.155	V
I <sub>SENSE</sub> short protection reference	V <sub>RSNS</sub>		0.127	0.15	0.173	V
CC regulation threshold limit (Note 2)	$V_{REG-TH}$			1.0		V
SD SECTION (Pin 4)						
Shutdown threshold	V <sub>SD-TH</sub>	T <sub>A</sub> = 25°C	0.95	1.0	1.05	V
Shutdown threshold in Startup (Note 2)	V <sub>SD-TH(ST)</sub>			1.2		V
Input leakage current	I <sub>BVSD</sub>	V <sub>SD</sub> = 1.0V			1	μA
Pull down resistance	R <sub>SD</sub>	T <sub>A</sub> = 25°C	7916	8333	8750	Ω
Pull up current source	I <sub>SD</sub>	T <sub>A</sub> = 25°C	96	107	118	μA

#### Notes:

- Note 1. Adjust  $V_{CC}$  above the start-up threshold before setting at 12V.
- Note 2. Guaranteed by design and characterization. Minimum output OVP threshold is specified for 100% load; for loads less than 100% the minimum output OVP threshold will be less.
- Note 3. Operating frequency varies based on the line and load conditions, see Theory of Operation for more details.



### 7 Typical Performance Characteristics




Figure 7.1 : V<sub>CC</sub> vs. V<sub>CC</sub> Supply Start-up Current




Figure 7.2: Start-Up Threshold vs. Temperature




Figure 7.3 : % Deviation of Switching Frequency to Ideal Switching Frequency vs. Temperature




Figure 7.4 : Internal Reference vs. Temperature



## **8 Functional Block Diagram**




Figure 8.1: iW1691 Functional Block Diagram



### 9 Theory of Operation

The iW1691 is a digital controller which uses a proprietary primary-side control technology to eliminate the opto-isolated feedback and secondary regulation circuits required in traditional designs. This results in a low-cost solution for AC/DC adapters. The iW1691 uses Critical Discontinuous Conduction Mode (CDCM) or Pulse Width Modulation (PWM) mode at high output power levels and switches to Pulse Frequency Modulation (PFM) mode at light load to minimize power dissipation to meet EPA 2.0 specification. Furthermore, Renesas' digital control technology enables fast dynamic response, tight output regulation, and full featured circuit protection with primary-side control.

Referring to the block diagram in Figure 8.1, the digital logic control block generates the switching on-time and off-time information based on the line voltage and the output voltage feedback signal and provides commands to dynamically control the external MOSFET current. The system loop is compensated internally by a digital error amplifier. Adequate system phase and gain margin are guaranteed by design and no external analog components are required for loop compensation. The iW1691 uses an advanced digital control algorithm to reduce system design time and improve reliability.

Furthermore, accurate secondary constant-current operation is achieved without the need for any secondary-side sense and control circuits.

The built-in protection features include overvoltage protection (OVP), output short circuit protection (SCP) and soft-start, AC line brown out, overcurrent protection, and I<sub>SENSE</sub> fault protection. Also the iW1691 automatically shuts down if it detects any of its sense pins to be either open or short.

Renesas' digital control scheme is specifically designed to address the challenges and trade-offs of power conversion design. This innovative technology is ideal for balancing new regulatory requirements for green mode operation with more practical design considerations such as lowest possible cost, smallest size and highest performance output control.

#### 9.1 Pin Detail

#### Pin 2 - V<sub>SENSE</sub>

Sense signal input from auxiliary winding. This provides the secondary voltage feedback used for output regulation.

#### Pin 3 - V<sub>IN</sub>

Sense signal input from the rectified line voltage.  $V_{IN}$  is used for line regulation. The input line voltage is scaled down using a resistor network. It is used for input undervoltage and overvoltage protection. This pin also provides the supply current to the IC during start-up.

#### Pin 4 - SD

External shutdown control. If the shutdown control is not used, this pin should be connected to GND via a resistor. (see Section 10.16).

#### Pin 5 - GND

Ground.

#### Pin 6 - I<sub>SENSE</sub>

Primary current sense. Used for cycle by cycle peak current control.

#### Pin 7 - OUTPUT

Gate drive for the external MOSFET switch.



#### Pin 8 - V<sub>cc</sub>

Power supply for the controller during normal operation. The controller will start up when  $V_{CC}$  reaches 12V (typical) and will shut-down when the  $V_{CC}$  voltage is below 6V (typical). A decoupling capacitor should be connected between the  $V_{CC}$  pin and GND

### 9.2 Start-up

Prior to start-up the  $V_{IN}$  pin charges up the  $V_{CC}$  capacitor through the diode between  $V_{IN}$  and  $V_{CC}$  (see Figure 8.1).

When  $V_{CC}$  is fully charged to a voltage higher than the start-up threshold  $V_{CC(ST)}$ , the ENABLE signal becomes active and enables the control logic; the  $V_{IN}$  switch turns on, and the analog-to-digital converter begins to sense the input voltage. Once the voltage on the  $V_{IN}$  pin is above  $V_{INSTLOW}$ , the iW1691 commences soft start function. An adaptive soft-start control algorithm is applied at startup state, during which the initial output pulses will be small and gradually get larger until the full pulse width is achieved. The peak current is limited cycle by cycle by Ipeak comparator.

If at any time the  $V_{CC}$  voltage drops below  $V_{CC(UVL)}$  threshold then all the digital logic is reset. At this time  $V_{IN}$  switch turns off so that the  $V_{CC}$  capacitor can be charged up again towards the start-up threshold.




Figure 9.1: Start-up Sequencing Diagram

#### 9.3 Understanding Primary Feedback

Figure 9.2 illustrates a simplified flyback converter. When the switch Q1 conducts during  $t_{ON}(t)$ , the current  $i_g(t)$  is directly drawn from rectified sinusoid  $v_g(t)$ . The energy  $E_g(t)$  is stored in the magnetizing inductance  $L_M$ . The rectifying diode D1 is reverse biased and the load current  $I_O$  is supplied by the secondary capacitor  $C_O$ . When Q1 turns off, D1 conducts and the stored energy  $E_g(t)$  is delivered to the output.




Figure 9.2: Simplified Flyback Converter



In order to tightly regulate the output voltage, the information about the output voltage and load current needs to be accurately sensed. In the DCM flyback converter, this information can be read via the auxiliary winding. During the  $Q_1$  on-time, the load current is supplied from the output filter capacitor  $C_0$ . The voltage across  $L_M$  is  $v_g(t)$ , assuming the voltage dropped across  $Q_1$  is zero. The current in  $Q_1$  ramps up linearly at a rate of:

$$\frac{di_g(t)}{dt} = \frac{v_g(t)}{L_M} \tag{9.1}$$

At the end of on-time, the current has ramped up to:

$$i_{g_peak}(t_{ON}) = \frac{v_g(t) \times t_{ON}}{L_M}$$
(9.2)

This current represents a stored energy of:

$$E_g = \frac{L_M}{2} \times i_{g\_peak} (t_{ON})^2 \tag{9.3}$$

When  $Q_1$  turns off,  $i_g(t)$  in  $L_M$  forces a reversal of polarities on all windings. Ignoring the communication-time caused by the leakage inductance  $L_K$  at the instant of turn-off, the primary current transfers to the secondary at a peak amplitude of:

$$i_d(t) = \frac{N_P}{N_S} \times i_{g\_peak}(t_{ON})$$
(9.4)

Assuming the secondary winding is master and the auxiliary winding is slave.




Figure 9.3: Auxiliary Voltage Waveforms

The auxiliary voltage is given by:

$$V_{AUX} = \frac{N_{AUX}}{N_S} (V_O + \Delta V) \tag{9.5}$$

and reflects the output voltage as shown in Figure 9.3.

The voltage at the load differs from the secondary voltage by a diode drop and IR losses. The diode drop is a function of current, as are IR losses. Thus, if the secondary voltage is always read at a constant secondary current, the difference between the output voltage and the secondary voltage will be a fixed  $\Delta V$ . Furthermore, if the voltage can be



read when the secondary current is small; for example, at the knee of the auxiliary waveform (see Figure 9.3), then  $\Delta V$  will also be small. With the iW1691,  $\Delta V$  can be ignored.

The real-time waveform analyzer in the iW1691 reads the auxiliary waveform information cycle by cycle. The part then generates a feedback voltage  $V_{FB}$ . The  $V_{FB}$  signal precisely represents the output voltage and is used to regulate the output voltage.

### 9.4 Constant Voltage Operation

After soft-start has been completed, the digital control block measures the output conditions. It determines output power levels and adjusts the control system according to a light load or a heavy load. If this is in the normal range, the device operates in the Constant Voltage (CV) mode, and changes the pulse width  $(T_{ON})$ , and off time  $(T_{OFF})$  in order to meet the output voltage regulation requirements. During this mode the PWM switching frequency is between 30kHz and 130kHz, depending on the line and load conditions.

If less than 0.2V is detected on  $V_{SENSE}$  it is assumed that the auxiliary winding of the transformer is either open or shorted and the iW1691 shuts down.

### 9.5 Valley Mode Switching

In order to reduce switching losses in the MOSFET and EMI, the iW1691 employs valley mode switching when  $I_{OUT}$  is above 50%. In valley mode switching, the MOSFET switch is turned on at the point where the resonant voltage across the drain and source of the MOSFET is at its lowest point (see Figure 9.4). By switching at the lowest  $V_{DS}$ , the switching loss will be minimized.




Figure 9.4: Valley Mode Switching

Turning on at the lowest  $V_{DS}$  generates lowest dV/dt, thus valley mode switching can also reduce EMI. To limit the switching frequency range, the iW1691 can skips valleys (seen in the first cycle in Figure 9.4) when the switching frequency becomes too high.

iW1691 provides valley mode switching during constant output current operation. So, the EMI and switching losses are still minimized during CC mode. This feature is superior to other quasi-resonant technologies which only support valley mode switching during constant voltage operation. This is beneficial to applications, such as chargers, where the power supply mainly operates in CC mode

#### 9.6 Constant Current Operation

The constant current mode (CC mode) is useful in battery charging applications. During this mode of operation the iW1691 will regulate the output current at a constant level regardless of the output voltage, while avoiding continuous conduction mode.

To achieve this regulation the iW1691 senses the load current indirectly through the primary current. The primary current is detected by the  $I_{SENSE}$  pin through a resistor from the MOSFET source to ground.






Figure 9.5: Power Envelope

#### 9.7 PFM Mode at Light Load

The iW1691 normally operates in a fixed frequency PWM or critical discontinuous conduction mode when  $I_{OUT}$  is greater than approximately 10% of the specified maximum load current. As the output load  $I_{OUT}$  is reduced, the on-time  $t_{ON}$  is decreased. At the moment that the load current drops below 10% of nominal, the controller transitions to Pulse Frequency Modulation (PFM) mode. Thereafter, the on-time will be modulated by the line voltage and the off-time is modulated by the load current. The device automatically returns to PWM mode when the load current increases.

#### 9.8 Variable Frequency Operation

At each of the switching cycles, the falling edge of  $V_{\text{SENSE}}$  will be checked. If the falling edge of  $V_{\text{SENSE}}$  is not detected, the off-time will be extended until the falling edge of  $V_{\text{SENSE}}$  is detected. The maximum allowed transformer reset time is 75 $\mu$ s. When the transformer reset time reaches 75 $\mu$ s, the iW1691 immediately shuts off.

#### 9.9 Internal Loop Compensation

The iW1691 incorporates an internal Digital Error Amplifier with no requirement for external loop compensation. For a typical power supply design, the loop stability is guaranteed to provide at least 45 degrees of phase margin and –20dB of gain margin.

#### 9.10 Voltage Protection Functions

The iW1691 includes functions that protect against input line undervoltage (UV) and the output overvoltage (OVP).

The input voltage is monitored by the  $V_{IN}$  pin and the output voltage is monitored by the  $V_{SENSE}$  pin. If the voltage at these pins exceed their respective undervoltage or overvoltage thresholds the iW1691 shuts down immediately. However, the IC remains biased which discharges the  $V_{CC}$  supply. Once  $V_{CC}$  drops below the UVLO threshold, the controller resets itself and then initiates a new soft-start cycle. The controller continues attempting start-up until the fault condition is removed.

### 9.11 PCL, OC and SRS Protection

Peak-current limit (PCL), over-current protection (OCP) and sense-resistor short protection (SRSP) are features built-into the iW1691. With the I<sub>SENSE</sub> pin the iW1691 is able to monitor the primary peak current. This allows for cycle by cycle peak current control and limit. When the primary peak current multiplied by the I<sub>SENSE</sub> sense resistor is greater than 1.1V over current is detected and the IC will immediately turn off the gate drive until the next cycle. The output



driver will send out switching pulse in the next cycle, and the switching pulse will continue if the OCP threshold is not reached; or, the switching pulse will turn off again if the OCP threshold is still reached.

If the  $I_{\text{SENSE}}$  sense resistor is shorted there is a potential danger of the over current condition not being detected. Thus the IC is designed to detect this sense-resistor-short fault after the start up, and shutdown immediately. The  $V_{\text{CC}}$  will be discharged since the IC remains biased. Once  $V_{\text{CC}}$  drops below the UVLO threshold, the controller resets itself and then initiates a new soft-start cycle. The controller continues attempting start-up, but does not fully start-up until the fault condition is removed.

#### 9.12 Shutdown

The shutdown (SD) pin in the iW1691 provides protection against over-temperature (OTP) and additional overvoltage (OVP) for the power supply.

The SD pin alternates between monitoring over-temperature and over voltage conditions. During the over-temperature monitor cycle the IC outputs a constant current,  $I_{SD}$ , to the SD pin and it shuts down the device if the voltage at the SD pin is under 1V. During the overvoltage monitor cycle the SD pin is tied to ground via  $R_{SD}$ , and shutsdown the device if the voltage at the SD pin is above 1V. Both over-temperature and overvoltage protection can be latched by the iW1691, whereby the iW1691 does not attempt to start again until after the power supply is unplugged for a few seconds and then is reconnected (i.e. the  $V_{CC}$ voltage needs to be 1V below  $V_{CC(UVL)}$  to release the latch).

### 9.13 Cable Drop Compensation

The iW1691 incorporates an innovative method to compensate for any IR drop in the secondary circuitry including cable and cable connector. A 5W AC adapter with 5V DC output has 6% deviation at 1A load current due to the drop across a 24 AWG, 1.8m DC cable without cable compensation. The iW1691 compensates for this voltage drop by providing a voltage offset to the feedback signal based on the amount of load current detected.

To calculate the amount of cable compensation needed, take the resistance of the cable and connector and multiply by the maximum output current.



### 10 Design Example

### 10.1 Design Procedure

This design example gives the procedure for a flyback converter using iW1691. Refer to Figure 13.1 for the application circuit. The design objectives for this adapter are given in table 10.1. It meets UL, IEC, and CEC requirements.




Figure 10.1: iW1691 Design Flow Chart



Parameter	Symbol	Range	
Input Voltage	V <sub>IN</sub>	85 - 264 V <sub>RMS</sub>	
Frequency	f <sub>IN</sub>	47 - 64 Hz	
No Load Input	P <sub>IN</sub>	100 mW	
Output Voltage	V <sub>OUT(Cable)</sub>	5.0 V	
Output Current	I <sub>OUT</sub>	1 A	
Output Ripple	V <sub>RIPPLE</sub>	< 100 mV	
Power Out	P <sub>OUT</sub>	5 W	
CEC Efficiency	η	69%	

Figure 10.2: iW1691 Design Specification Table

#### 10.2 Determine Part Number

Based on design specifications, choose the most suitable part for the design. For more information on the options see section 11.

#### **Cable Drop Compensation**

Cable Drop Compensation is an optional feature for the iW1691. This option helps maintain the output voltage at the end of the cable that the power supply is designed for. During CV (constant voltage) mode the output current changes as the voltage remains constant. This is true for the output voltage at the output of the power supply board; however, in certain applications the device to be charged is not directly connected to the power supply, but rather, is connected via a cable. This cable is seen by the power supply as a resistance. So, as the output current increases the output voltage at the end of the cable begins to drop. With the cable compensation option, the iW1691 can compensate for the resistance of the cable by incrementally increasing the output voltage seen on the power supply board to cancel out the selected cable resistance.

To find the right cable compensation necessary for a given cable, pick the cable drop compensation number that is closest to the voltage drop of the cable under maximum output current.

Use equation 10.1 for  $V_{OUT}$  in the following calculations, where  $V_{FD}$  is the forward voltage of the output diode.

$$V_{OUT} = V_{OUT(Cable)} + V_{CableDrop} + V_{FD}$$
(10.1)

For this example there is no cable so  $V_{CableDrop}$  is 0V, assuming  $V_{FD}$  is 0.5,  $V_{OUT}$  is:

$$V_{OUT} = 5.0V + 0V + 0.5V = 5.5V$$

#### 10.3 Input Selection

 $V_{IN}$  resistors are chosen primarily to scale down the input voltage for the IC. The default scale factor for the input voltage in the IC is 0.0043 and the internal impedance of this pin is  $Z_{IN}$  (25k $\Omega$ ). Therefore, the  $V_{IN}$  resistors should equate to:

$$R_{Vin} = \frac{Z_{IN}}{0.0043} - Z_{IN} \tag{10.2}$$

From equation 10.2, ideally  $R_{Vin}$  should be 5.79  $M\Omega$ . A lower value of  $R_{Vin}$  can decrease the startup time of the power supply. The value of  $R_{Vin}$  affects the  $(V_{IN}T_{ON})$  limits of the IC.



$$\left(V_{IN} \cdot T_{ON}\right)_{\text{limit}} = 0.0043 \times \frac{720V \cdot \mu s}{Z_{IN} / \left(R_{Vin} + Z_{IN}\right)}$$

$$(10.3)$$

$$(V_{IN} \cdot T_{ON})_{PFM} = 0.0043 \times \frac{135V \cdot \mu s}{Z_{IN} / (R_{Vin} + Z_{IN})}$$
(10.4)

For this example  $R_{Vin}$  is chosen to be 5.1M $\Omega$  therefore,

$$(V_{IN} \cdot T_{ON})_{\text{limit}} = 0.0043 \times \frac{720V \cdot \mu s}{25k\Omega / (5.1M\Omega + 25k\Omega)} = 635V \cdot \mu s$$

$$(V_{IN} \cdot T_{ON})_{PFM} = 0.0043 \times \frac{135V \cdot \mu s}{25k\Omega / \left(5.1M\Omega + 25k\Omega\right)} = 119V \cdot \mu s$$

Keep in mind, by changing  $R_{Vin}$  to be something other than 5.79M $\Omega$  the minimum and maximum input voltage for start-up also changes.

Since the iW1691 uses the exact scaled value of  $V_{IN}$  for its calculations, there should be a filter capacitor on the input pin to filter out any noise that may appear on the  $V_{IN}$  signal. This is especially important for line in surge conditions.

#### 10.4 Turns Ratio

The maximum allowable turns ratio between the primary and secondary winding is determined by the minimum detectable reset time of the transformer during PFM mode.

$$N_{TR(\text{max})} = \frac{\left(V_{IN} \cdot T_{ON}\right)_{PFM}}{T_{RESET(\text{min})} \times V_{OUT}}$$
(10.5)

Setting  $T_{RESET(min)}$  at 1.5 µs,

$$N_{TR(\text{max})} = \frac{119V \cdot \mu s}{1.5 \mu s \times 5.5V} = 14.4$$

A turns ratio between 11 to 15 is suggested for optimal performance. So for this example 13.8 is chosen.

Keep in mind in valley mode switching the higher the turns ratio the lower the  $V_{DS}$  turn-on voltage, which means less switch turn-on power loss. Also consider the voltage stress on the MOSFET ( $V_{DS}$ ) is higher with an increase in turns ratio. The voltage stress on the output diode is lower with an increase in turns ratio respectively.

### 10.5 Operating Maximum (V<sub>IN</sub>T<sub>ON</sub>)

Maximum operating  $V_{IN}T_{ON}$  or  $(V_{IN}T_{ON})_{MAX}$  for valley mode switching is traditionally designed at full load and lowest input voltage. For the iW1691, two constraints (equation 10.6 and 10.7) need to be satisfied so that indeed  $(V_{IN}T_{ON})_{MAX}$  occurs at full load and lowest input voltage.

$$T_{P(QR\min)} > \frac{1}{100kHz} \tag{10.6}$$

$$T_{P(QR\min)}^{'} > \frac{1}{110kHz} + T_{RES}$$
 (10.7)

 $T_{RES}$  is the  $V_{DS}$  resonant period as shown in Figure 10.2.  $T_{RES}$  can be estimated to be approximately  $2\mu s$  as a starting point and then adjusted after the power supply is made.






Figure 10.1 : V<sub>DS</sub> Timing

When both criterion are met then  $(V_{IN}T_{ON})_{MAX}$  can be determined by equation 10.8.

$$(V_{IN} \cdot T_{ON})_{\text{max}} = \left[ f_{SW(\text{max op})} \times \left( \frac{1}{V_{INDC(\text{min})}} + \frac{1}{N_{TR} \times V_{OUT}} \right) \right]^{-1}$$
where,  $f_{SW(\text{max op})} = \frac{1}{T_{P(QR\text{min})}}$  (10.8)

Where  $V_{\text{INDC(min)}}$  is the minimum input voltage across the bulk capacitor. In order to avoid input undervoltage detection during normal operation,  $V_{\text{INDC(min)}}$  should be set above the input undervoltage shutdown limit.

$$V_{INDC(\min)} > \frac{R_{Vin} + Z_{IN}}{Z_{IN}} \cdot V_{UVDC}$$
(10.9)

Assuming T<sub>RES</sub> is 2µs then:

$$T_{P(QR\min)} > 10\mu s$$
  
 $T_{P(QR\min)} > \frac{1}{110kHz} + 2\mu s = 11.1\mu s$   
 $V_{INDC(\min)} > \frac{5.1M\Omega + 25k\Omega}{25k\Omega} \times 0.369V = 76V$ 

To give some margin, we use 85V for  $V_{INDC(min)}$  in equation 10.8,

Choosing, 
$$f_{SW(\text{max op})} = 85kHz \text{ for } T_{P(QR \text{min})} = 11.8 \mu s$$
 
$$\left(V_{IN} \cdot T_{ON}\right)_{\text{max}} = \left[85kHz \times \left(\frac{1}{85V} + \frac{1}{13.8 \times 5.5V}\right)\right]^{-1} = 472V \cdot \mu s$$

Also, to provide enough margin for component values, usually:

$$(V_{IN} \cdot T_{ON})_{\text{max}} < (V_{IN} \cdot T_{ON})_{\text{limit}} \times 0.85$$

$$(10.10)$$

$$(V_{IN} \cdot T_{ON})_{\text{max}} < 635V \cdot \mu s \times 0.85 = 540V \cdot \mu s$$

Since we calculated  $472V \cdot \mu s$  as our  $V_{IN} \cdot T_{ON}$  we have enough margin.

#### 10.6 Magnetizing Inductance

A feature of the iW1691 is the lack of dependence on the magnetizing inductance for the CC curve.

Although the constant current limit does not depend on the magnetizing inductance, there are still restrictions on the magnetizing inductance. The maximum  $L_{\rm M}$  is limited by the amount of power that needs to come out of the transformer in order for the power supply to regulate. This is given by:



$$\begin{split} L_{M(\text{max})} &= \frac{\left(V_{IN} \cdot T_{ON}\right)_{\text{max}}^2 \times f_{sw(\text{max op})}}{2 \times P_{XFMR(\text{max})}} \\ P_{XFMR(\text{max})} &= \frac{V_{OUT} \times I_{OUT}}{\eta_X} \end{split} \tag{10.11}$$

Where  $\eta_X$  is the efficiency of the transformer, for this example we assume it's 87%.

$$P_{XFMR(\text{max})} = \frac{5.5V \times 1A}{0.87} = 6.32W$$

$$L_{M(\text{max})} = \frac{(472V \cdot \mu s)^{2} \times 85kHz}{2 \times 6.32W} = 1.50mH$$

The minimum  $L_M$  is limited by the maximum allowable peak primary current.  $V_{REG-TH}$  corresponds to the maximum  $I_{SENSE}$  voltage. Therefore  $L_M$  is limited by:

$$L_{M(\min)} = \frac{2 \times P_{XFMR(\max)}}{f_{SW(\max \text{ op})} \times \left(\frac{V_{REG-TH}}{R_{Isense}}\right)^{2}}$$

$$L_{M(\min)} = \frac{2 \times 6.32W}{85kHz \times \left(\frac{1.0V}{3.0\Omega}\right)^{2}} = 1.34mH$$
(10.12)

For this example, we choose L<sub>M</sub> to be 1.42mH.

If these limits do not give enough tolerance for  $L_M$ , increasing  $(V_{IN}T_{ON})_{max}$  can raise the maximum limit on  $L_M$ . Take care not to go above  $(V_{IN}T_{ON})_{limit}$ . Also, keep in mind that if equation 10.6 and 10.7 are not met then  $(V_{IN}T_{ON})_{max}$  does not occur at full load and lowest input voltage, thus some of the equations here would be invalid.

### 10.7 Primary Winding

In order to keep the transformer from saturation, the maximum flux density must not be exceeded. Therefore the minimum primary winding must meet:

$$N_{PRI} \ge \frac{\left(V_{IN} \cdot T_{ON}\right)_{\text{max}}}{B_{\text{max}} \times A_e} \tag{10.13}$$

Where  $B_{MAX}$  is maximum allowed flux density and  $A_e$  is the core area. From the transformer core datasheet we find that for this example  $B_{MAX}$  is 320mT. For an EFD15 core,  $A_e$  is 15 mm<sup>2</sup>.

$$N_{PRI} \ge \frac{472V \cdot \mu s}{320mT \times 15mm^2} = 98T$$

For this example, we choose 138 primary turns.

### 10.8 Secondary Winding

From the primary winding turns, we obtain the secondary winding.

$$N_{SEC} = \frac{N_{PRI}}{N_{TR}} \tag{10.14}$$

Thus, in our example:



$$N_{SEC} = \frac{138T}{13.8} = 10T$$

### 10.9 Bias Winding and V<sub>cc</sub> Capacitance

 $V_{CC}$  is the supply to the iW1691 and should be below 16V. The bias winding needs to ensure than  $V_{CC}$  does not exceed 16V during normal operation.

$$N_{BIAS} = \frac{N_{SEC} \left(V_{CC} + V_{FD}\right)}{V_{OUT}} \tag{10.15}$$

Set V<sub>CC</sub> at around 10V

$$N_{BIAS} = \frac{10T \times 10.5V}{5.5V} = 19T$$

Choose a value for  $N_{\text{BIAS}}$  to be close to this number, for this example we choose 17 turns.

The  $V_{CC}$  capacitor ( $C_{Vcc}$ ) stores the  $V_{CC}$  charge during IC operation and the controller checks this voltage and makes sure it is within range before starting and operating. The startup time is a function of how quickly this capacitor can charge up.

$$t_{START-UP} = \frac{C_{V_{CC}} \times V_{CC(ST)}}{\frac{V_{INAC} \times \sqrt{2}}{R_{V_{III}}} - I_{INST}}$$
(10.16)

### 10.10 V<sub>SENSE</sub> Resistors and Winding

The output voltage regulation is mainly determined by the feedback signal V<sub>SENSE</sub>.

$$V_{SENSE} = V_{OUT\_PCB} \times K_{SENSE}$$
 (10.17)

Where:

$$K_{SENSE} = \frac{R_{BVsns}}{\left(R_{BVsns} + R_{TVsns}\right)} \times \frac{N_{Vsense}}{N_{SEC}}$$
(10.18)

Internally,  $V_{SENSE}$  is compared to a reference voltage  $V_{SENSE(nom)}$ . Where,  $V_{SENSE(nom)}$  is 1.538V.

$$K_{SENSE} = \frac{V_{SENSE(nom)}}{V_{OUT\_PCB}}$$

$$K_{SENSE} = \frac{1.538V}{5.0V} = 0.3076$$

$$(10.19)$$

From here we can find the ratio necessary for  $R_{BVsns}$  and  $R_{TVsns}$ . For this example we set  $R_{TVsns}$  to be  $10k\Omega$ . Assuming we use the same winding for both  $V_{SENSE}$  and  $V_{CC}$ :

$$0.3076 = \frac{R_{BVSNS}}{R_{BVSNS} + 10k\Omega} \times \frac{17T}{10T}$$

$$\rightarrow R_{BVSNS} = 2.2k\Omega$$

At this point the transformer design is complete. This would be a good time to confirm that this transformer is feasible to build.



#### 10.11 Current Sense Resistor

The I<sub>SENSE</sub> resistor determines the maximum current output of the power supply. The output current of the power supply is determined by:

$$I_{OUT} = \frac{1}{2} \times N_{TR} \times I_{PRI(pk)} \times \frac{T_{RESET}}{T_{PERIOD}} \times \eta_X$$
(10.20)

When the maximum current output is achieved the voltage seen on the  $I_{SENSE}$  pin ( $V_{Isense}$ ) should reach its maximum. Thus, at constant current limit:

$$I_{PRI(pk)} = \frac{V_{Isense(CC)}}{R_{Isense}}$$
(10.21)

Substituting this into equation 10.20 we get:

$$V_{Isense(CC)} = \frac{T_{PERIOD}}{T_{RESET}} \times K_C$$
 (10.22)

For iW1691  $K_C$  is 0.5V, therefore  $R_{lsense}$  depends on the maximum output current by;

$$R_{Isense} = \frac{N_{TR} \times K_C}{2 \times I_{OUT}} \times \eta_X \tag{10.23}$$

From table 10.1 I<sub>OUT</sub> is given to be 1.0 A, therefore R<sub>Isense</sub> is:

$$R_{ISNS} = \frac{13.8 \times 0.5V}{2 \times 1.4} \times 0.87 = 3.0\Omega$$

We recommend using ±1% tolerance resistors for R<sub>Isense</sub>.

### 10.12 Input Bulk Capacitor

The input bulk capacitor,  $C_{\text{BULK}}$  is chosen to maintain enough input power to sustain constant output power even as the input voltage is dropping. In order for this to be true  $C_{\text{BULK}}$  must be:

$$C_{BULK} = \frac{2 \times P_{IN} \times \left[0.25 + \frac{1}{2\pi} \times \arcsin\left(\frac{V_{INDC(min)}}{\sqrt{2} \times V_{INAC(min)}}\right)\right]}{\left(2 \times V_{INAC(min)}^2 - V_{INDC(min)}^2\right) \times f_{line}}$$

$$P_{IN} = \frac{V_{OUT(Cable)} \times I_{OUT}}{\eta_{power supply}}$$
(10.24)

 $V_{INAC(min)}$  is the minimum input voltage (rms) to be inputted into the power supply and  $f_{line}$  is the lowest line frequency for the power supply (in this case 47Hz).  $V_{INDC(min)}$  is calculated from equation 10.9.

$$\begin{split} P_{IN} &= \frac{5.0V \times 1.4}{0.69} = 7.25W \\ C_{BULK} &= \frac{2 \times 7.25W \times \left[ 0.25 + \frac{1}{2\pi} \times \arcsin\left(\frac{85V}{\sqrt{2} \times 85V_{ac}}\right) \right]}{\left( 2 \times \left(85V_{ac}\right)^2 - \left(85V\right)^2 \right) \times 47Hz} = 16 \mu F \end{split}$$

For this example  $C_{BULK}$  is chosen to be 20  $\mu F$ .



### 10.13 Output Capacitance

The output capacitance affects both the steady state ripple and the dynamic response of the power supply.

Assuming an ideal capacitor where ESR (equivalent series resistance) and ESL (equivalent series inductance) are negligible then:

$$C_{OUT(\text{Steady State})} = \frac{Q_{OUT}}{V_{OUT(ripple)}}$$
(10.25)

The output capacitor supplies the load current when the secondary current is below the output current.

$$Q_{OUT} = \frac{L_M \times (I_{SEC(pk)} - I_{OUT})^2}{2 \times N_{TR}^2 \times \eta_X \times V_{OUT}}$$
(10.26)

The I<sub>SEC(pk)</sub> is:

$$I_{SEC(pk)} = \frac{\left(V_{IN} \cdot T_{ON}\right)_{MAX}}{L_{M}} \times N_{TR} \times \eta_{X}$$
(10.27)

So to keep  $V_{OUT(ripple)}$  to be 50mV,

$$I_{SEC(pk)} = \frac{472V \cdot \mu s}{1.42mH} \times 13.8 \times 0.87 = 3.99A$$

$$Q_{OUT} = \frac{1.42mH(3.99A - 1A)^2}{2 \times 13.8^2 \times 0.87 \times 5.5V} = 6.97 \mu C$$

$$C_{OUT(Steady\ State)} = \frac{6.97 \mu C}{50 mV} = 139 \mu F$$

In this calculation ESR and ESL are ignored; the reason this calculation is still valid is because of the second stage LC filter on the output of the supply. These two components reduce the ESR and ESL ripple; however keep in mind that the ripple is a little higher in reality than this calculation would suggest.

Assume that the load transient goes from no load to  $I_{OUT(HIGH)}$ . Then from section 11.3, equation 11.3 we find that the relationship between output capacitance ( $C_{OUT(Dynamic)}$ ) and  $V_{DROP(IC)}$  is:

$$C_{OUT(Dynamic)} = \frac{I_{OUT(HIGH)} \times T_{P(No load)}}{V_{DROP(IC)}}$$
(10.28)

Then solving for  $V_{DROP(IC)}$  from Figure 11.2, where  $V_{Dynamic(DROP)}$  is the maximum allowable drop in voltage for the design during dynamic response,  $V_{DROP(Cable)}$  is the drop in voltage due to the cable resistance, and  $V_{DROP(sense)}$  is the drop in voltage before  $V_{SENSE}$  signal is low enough to register a dynamic transient.

$$C_{OUT(\text{Dynamic})} = \frac{I_{OUT(HIGH)} \times T_{P(\text{No load})}}{V_{Dynamic(Drop)} - V_{DROP(Cable)} - V_{DROP(sense)}}$$
(10.29)

Where  $T_{P(N_0 | pad)}$  is the maximum period under no load condition, given by equation 10.30:

$$T_{P(\text{No load})} = \frac{R_{\text{Preload}} \times (V_{IN} \cdot T_{ON})_{PFM}^{2}}{2 \times L_{M} \times V_{OUT}^{2}} \times \eta_{\text{No load}}$$
(10.30)



Assume that we want no more than 1.0V drop on  $V_{OUT(PCB)}$  during load transient from no load to 50% load and the efficiency of the power supply at no load ( $\eta_{No load}$ ) is 50% then,  $C_{OUT(Dvnamic)}$  is:

$$T_{P(\text{No load})} = \frac{4.4k\Omega \times (119V \cdot \mu s)^2}{2 \times 1.42mH \times (5.5V)^2} \times 0.5 = 363\mu s$$

Since there is no cable,  $V_{DROP(cable)}$  is 0V.

$$V_{DROP(sense)} = (1.538V - 1.38V) \times \frac{5.0V}{1.538V} = 0.514V$$

Plug everything into equation 10.19:

$$C_{OUT(Dynamic)} = \frac{0.5A \times 363 \mu s}{1.0V - 0V - 0.514V} = 373 \mu F$$

Pick the larger capacitance value between  $C_{OUT(Dynamic)}$  and  $C_{OUT(Steady\ State)}$ . In this case  $C_{OUT}$  is chosen to be 570 $\mu$ F.

#### 10.14 Snubber Network

The snubber network is implemented to reduce the voltage stress on the MOSFET immediately following the turn off of the gate drive. The goal is to dissipate the energy from the leakage inductance of the transformer. For simplicity and a more conservative design first assume the energy of the leakage inductance is only dissipated through the snubber. Thus:

$$\frac{1}{2} \times L_{lk} \times I_{PRI(pk)}^2 = \frac{1}{2} \times C_{SNUB} \times \left[ V_{Snub(pk)}^2 - V_{Snub(val)}^2 \right]$$
(10.31)

 $L_{lk}$  can be measured from the transformer and  $V_{DS}$  is the voltage across the MOSFET.  $V_{Snub(pk)}$  and  $V_{Snub(val)}$  refer to the voltage measured across the snubber capacitor. Choose a  $C_{SNUB}$ , keeping in mind that the larger the value of  $C_{SNUB}$  the lower the voltage stress is on the MOSFET. However, capacitors are more expensive the larger their capacitance. Choose  $C_{SNUB}$  based on these two criteria and select  $V_{Snub(pk)}$  and  $V_{Snub(val)}$ . Now a resistor needs to be selected to dissipate  $V_{Snub(pk)}$  to  $V_{Snub(val)}$  during the on-time of the gate driver. The dissipation of this resistor is given by:

$$\frac{V_{Snub(val)}}{V_{Snub(pk)}} = e^{-T_{P(\min op)}/R_{SNUB}C_{SNUB}}$$
(10.32)

Using equation 10.32 solve for R<sub>SNUB</sub>. This gives a conservative estimate of what C<sub>SNUB</sub> and R<sub>SNUB</sub> should be.

Included in the snubber network is also a resistor in series with a diode. The diode directs current to the snubber capacitor when the MOSFET is turned off; however there is some reverse current that goes through the diode immediately after the MOSFET is turned back on. This reverse current occurs because there is a short period of time when the diode still conducts after switching from forward biased to reverse biased. This conduction distorts the falling edge of the  $V_{\text{SENSE}}$  signal and affects the operation of the IC. So, the resistor in series with the diode is there to diminish the reverse current that goes through the diode immediately after the MOSFET is turned on.

#### 10.15 T<sub>ON</sub> Delay Filter

iW1691 also contains a feature that allows for adjustment to match high line and low line constant current curves. The mismatch in high line and low line is due to the delay from the IC propagation delay, driver turn-on delay, and the MOSFET turn-on delay. The driver turn-on delay maybe further increased by a gate resistor to the MOSFET. To adjust for these delays the iW1691 factors these delays into its calculations and slightly over compensates for them to provide flexibility.  $R_{\text{Dly}}$  and  $C_{\text{Dly}}$  provide extra delay in the circuit to tweak the compensation. To determine values  $R_{\text{Dly}}$  and  $C_{\text{Dly}}$  follow these steps:

1. Measure the difference between high line and low line constant current limit without filter components.



- 2. Find the curve that best matches this difference from Figure 12.7.
- 3. Find the  $L_M$  that matches the power supply, and find the  $\tau_{RC}$ .
- 4. Find  $R_{Dly}$  and  $C_{Dly}$  from equation 10.33

$$\tau_{RC} = R_{Dly} \times C_{Dly} \tag{10.33}$$

#### 10.16 SD Protection

The SD pin can be configured to provide three different types of protection: OTP protection, OVP protection and both OVP and OTP Protection. Figure 10.3 shows the three configurations plus the configuration for no OTP and OVP protection.




Figure 10.3: SD Pin Application Configurations

### **OTP Only**

To detect an over-temperature protection the iW1691 sends a  $100\mu$ A current ( $I_{SD}$ ) to the SD pin every four cycles (see section 11.5). On the last cycle the iW1691 observes the voltage on the SD pin and detects an OTP fault if the voltage is lower than  $V_{SD-TH}$ , 1.0V during normal operation and 1.2V during startup. So  $R_{SD(ext)}$  in series with NTC must meet

$$\left(R_{NTC} + R_{SD(ext)}\right) \times I_{SD} > V_{SD-TH} \tag{10.34}$$

in order not to trigger OTP fault during normal operation.

#### **OVP Only**

For the other four cycles, the iW1691 connects the SD pin to  $R_{SD}$  to ground (see section 11.5). At the last cycle the iW1691 observes the voltage on the SD pin and detects an OVP fault if the voltage is higher than  $V_{SD-TH}$ , 1V. In order to not trigger OVP fault, assuming 0V drop across the series diode,  $R_{SD(ext)}$  must meet:

$$\frac{V_{OUT\_PCB}}{N_{SEC}} \times N_{AUX} \times \frac{R_{SD}}{R_{SD} + R_{SD(ext)}} < V_{SD-TH}$$
(10.35)

where,  $R_{SD}$  = 8.333k $\Omega$ 



#### **Both OTP and OVP**

To find  $R_{SD1(ext)}$  so that OVP can be detected, use equation 10.35. To find  $R_{SD2(ext)}$  in series with the NTC use equation 10.34.

#### No OTP and OVP

If OTP and OVP from the SD pin are not needed, simply place a resistor,  $R_{SD(ext)}$  to ground from the SD pin. Make sure  $R_{SD(ext)}$  meets equation 10.36 so OTP protection does not trip.

$$R_{SD(ext)} \times I_{SD} > V_{SD-TH} \tag{10.36}$$

Note that this means OVP is not detected through the SD pin; however, OVP from  $V_{SENSE}$  pin is still active and the iW1691 still shuts down if overvoltage condition is detected.

Since for this example OTP and OVP are not necessary we place a resistor from SD pin to ground and calculate its value from equation 10.36.

$$R_{SD(ext)} > 1.2V / 100 \mu A = 12k\Omega$$

### 10.17 PCB Layout

In the iW1691, there are two signals that are important to control the output performance; these are the  $I_{SENSE}$  signal and the  $V_{SENSE}$  signal. The  $I_{SENSE}$  resistor should be close to the source of the MOSFET to avoid any trace resistance from contaminating the  $I_{SENSE}$  signal. Also, the  $I_{SENSE}$  signal should be placed close to the  $I_{SENSE}$  pin. The  $V_{SENSE}$  signal should be placed close to the transformer to improve the quality of the sensing signal. Also for better output performance all bypass capacitors should be placed close to their respective pins.

To reduce EMI, switching loops need to be minimized. These loops include:

- 1. The input bulk capacitor, primary winding, MOSFET and R<sub>Isense</sub> loop.
- 2. The output diode, output capacitor and secondary winding loop.
- 3.  $V_{\text{CC}}$  winding and rectifier diode loop.




Figure 10.4 : Switching Loops

To improve ESD performance provide a low impedance path from the ground pin of the transformer to the ac power source and make sure this path does not go through the IC ground pin. A discharge spark gap helps to transfer ESD and EOS energy from the secondary side of the power supply directly to the external ac power source.

In a switch-mode power supply there are several ground signals, namely: the power ground, the switching ground and the control logic ground. These ground signals should be connected by a star connection. Ground traces should be kept as short as possible. A thick trace on the switching ground helps to lessen switching losses.



### 11 Product Options

### 11.1 Startup Options

Startup options only affect the power supply in startup and no where else.

#### **CC Delay**

CC delay forces the IC to go into CC mode after a given amount of time, specified by the option. This helps to limit the amount of current overshoot seen at the output during an output short or startup into CC. The trade off of this option is that for heavy loads the startup rise time may become longer.

### 11.2 Constant Voltage Regulation

The iW1691 is designed with the capability of keeping very tight constant voltage regulation at the end of an output cable and also during dynamic load conditions.

#### **Cable Drop Compensation**

Cable drop compensation is an optional feature on the iW1691 to help compensation for the degradation of the output voltage from the output cable to the load. During CV (constant voltage) mode the output current changes as the voltage remains constant. This is true for the output voltage at the output of the power supply board; however, in certain applications the device to be charged is not directly connected to the power supply, but rather, is connected via a cable. This cable is seen by the power supply as a resistance. So, as the output current increases the output voltage at the end of the cable begins to drop. With its built-in cable compensation feature the iW1691 can incrementally increase the output voltage with respect to the output current to compensate for the voltage drop in the cable.

The cable compensation option refers to the percentage of the output voltage that would be due to the voltage drop due to the cable under maximum output current. For example, if a 5V power supply has a voltage drop across its cable of 300mV then the 6% option should be chosen, since 300mV is 6% of 5V.

#### **V<sub>MIN</sub>** Option

There are three components that compose the voltage drop during a load transient event.

V<sub>DROP(cable)</sub> is the drop in voltage due from the increased current going through the connector and/or the cable.

$$V_{DROP(cable)} = R_{CABLE} \times \Delta I_{OUT}$$
(11.1)

The second component which affects the voltage drop during load transient is  $V_{DROP(sense)}$ . This voltage drop is the drop in voltage before the  $V_{SENSE}$  signal is able to show a significant drop in output voltage. This is determined by  $V_{MIN}$  or the reference voltage at which a load transient is detected. The larger the  $V_{SENSE(min)}$  is the smaller this drop in voltage is.

$$V_{DROP(sense)} = \left(V_{SENSE(nom)} - V_{SENSE(min)}\right) \times \frac{V_{OUT(PCB)}}{V_{SENSE(nom)}}$$
(11.2)

Keep in mind that a larger  $V_{\text{SENSE(min)}}$  is less tolerant of noise and distortions in  $V_{\text{SENSE}}$  than a smaller one.

The final drop in voltage is due to the time from when  $V_{SENSE}$  drops  $V_{SENSE(min)}$  to when the next  $V_{SENSE}$  signal appears. In the worst case condition this is how much voltage drops during the longest switching period.

$$V_{DROP(IC)} = \frac{I_{OUT} \times T_{P(\text{No load})}}{C_{OUT}}$$
(11.3)

A larger output capacitance in this case greatly reduces the V<sub>DROP(IC)</sub>.



### T<sub>P(dynamic)</sub> Clamp Option

The iW1691 also has an option to clamp the switching period during dynamic transient from heavy load to light load ( $T_{P(dynamic)}$ ). This option helps to ensure enough supply voltage is available to support the IC during transient condition cycles.

#### 11.3 Output Voltage Protection

The iW1691 also offers both output overvoltage and output undervoltage protection. For output overvoltage select the percentage above the output voltage that the power supply should shut down. Both of these protections are detected by the  $V_{SENSE}$  signal cycle-by-cycle. Output undervoltage protection can be latched; if that is the case, then the power supply remains in shutdown mode until  $V_{CC}$  is 1V below  $V_{CC(UVL)}$ .

### 11.4 Input Voltage Protection

iW1691 also offers input under voltage protection. The power supply does not attempt to start up until input is above V<sub>INSTI OW</sub>.

#### 11.5 SD Pin Latch

The SD pin offers latched output overvoltage and/or over-temperature protection. The iW1691 switches between monitoring over-temperature fault and overvoltage fault. In order to detect the resistance in the NTC for an over-temperature fault, the iW1691 connects a current source to the SD pin and checks the voltage on the pin. To ensure that the current source is settled before the voltage is checked both OTP and OVP are detected on the last cycle, as depicted in figure 11.1.




Figure 11.1 : SD Pin Detection Cycles

During an overvoltage monitor cycle the SD pin is connected to a resistance internal to the chip,  $R_{SD}$ , to ground and the voltage on the SD pin is observed.

If OTP and OVP are selected to latch then, once a fault is detected the controller shuts down and remains in shut down until  $V_{CC}$  drops below 1V of  $V_{CC(UVL)}$ .




Figure 11.2: Internal Function of SD Pin

Datasheet Rev. 2.7 15-Mar-2023



### 12 Design Example Performance Characteristics




Figure 12.1 : Efficiency at  $90V_{AC}$  and  $264V_{AC}$ 




Figure 12.2 : Regulation without Cable Drop Compensation




Figure 12.3 : Regulation with Cable Drop Compensation




Figure 12.4 :  $V_{\text{SENSE}}$  Short at  $90V_{\text{AC}}$ 




Figure 12.5 : I<sub>SENSE</sub> Short at 90V<sub>AC</sub>




Figure 12.6 : Output Short Fault (50% load)



## 12 Design Example Performance Characteristics (cont.)




Figure 12.7 :  $T_{ON}$  Compensation Chart  $R_{DS(ON)}$  = 55-250 $\Omega$ 

## 13 Application Circuit





Figure 13.1 : Typical Application Circuit

Note 1:  $\Delta I_{OUT}$  refers to the difference in constant current limit between 264  $V_{ac}$  and 90  $V_{ac}$  when no  $R_{DLY}$  and  $C_{DLY}$  are applied.



### **14 Physical Dimensions**

### 8-Lead Small Outline (SOIC) Package



Symbol	Inc	hes	Millimeters		
Syn	MIN	MAX	MIN	MAX	
Α	0.053	0.069	1.35	1.75	
A1	0.0040	0.010	0.10	0.25	
A2	0.049	0.059	1.25	1.50	
В	0.014	0.019	0.35	0.49	
С	0.007	0.010	0.19	0.25	
D	0.189	0.197	4.80	5.00	
Е	0.150	0.157	3.80	4.00	
е	0.050	BSC	1.27 BSC		
Н	0.228	0.244	5.80	6.20	
h	0.10	0.020	0.25	0.50	
L	0.016	0.049	0.4	1.25	
α	0°	8°			

Compliant to JEDEC Standard MS12F

Controlling dimensions are in inches; millimeter dimensions are for reference only

This product is RoHS compliant and Halide free.

Soldering Temperature Resistance:

- [a] Package is IPC/JEDEC Std 020D moisture sensitivity level 1
- [b] Package exceeds JEDEC Std No. 22-A111 for solder immersion resistance; package can withstand 10 s immersion < 260°C</p>

Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 mm per side.

The package top may be smaller than the package bottom. Dimensions D and E1 are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body.



## **15 Ordering Information**

Part Number	Options	Package	Description
iW1691-00	Cable Comp = 0mV, $V_{SENSE(min)} = 1.38V$ , $f_{SW(MAX)} = 140kHz$	SOIC-8	Tape & Reel <sup>1</sup>
iW1691-01	Cable Comp = 0mV, $V_{SENSE(min)}$ = 1.515V, OTP/OVP latch, Output Low Protection latch, $f_{SW(MAX)}$ = 140kHz	SOIC-8	Tape & Reel <sup>1</sup>
iW1691-03	Cable Comp = 0mV, $V_{SENSE(min)}$ = 1.515V, OTP/OVP latch, $f_{SW(MAX)}$ = 140kHz	SOIC-8	Tape & Reel <sup>1</sup>
iW1691-08	Cable Comp = 300mV, CC Delay = $30\mu s$ , $V_{SENSE(min)}$ = $1.48V$ , $f_{SW(MAX)}$ = $140kHz$ , $T_{P(dynamic)}$ = $200\mu s$	SOIC-8	Tape & Reel <sup>1</sup>
iW1691-09	Cable Comp = 150mV, $V_{SENSE(min)}$ = 1.515V, OTP/OVP latch $f_{SW(MAX)}$ = 140kHz, $T_{P(dynamic)}$ = 200 $\mu$ s	SOIC-8	Tape & Reel <sup>1</sup>
iW1691-10	Cable Comp = 400mV, CC Delay = $30\mu s$ , $V_{SENSE(min)}$ = $1.48V$ , $f_{SW(MAX)}$ = $140kHz$ , $T_{P(dynamic)}$ = $200\mu s$	SOIC-8	Tape & Reel <sup>1</sup>

Note 1: Tape and reel packing quantity is 2,500/reel. Minimum ordering quantity is 2,500.



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

© 2023 Renesas Electronics Corporation. All rights reserved.

#### **RoHS Compliance**

Dialog Semiconductor's suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

(Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

Datasheet Rev. 2.7 15-Mar-2023