The ISL8014A is a high efficiency, monolithic, synchronous step-down DC/DC converter that can deliver up to 4A continuous output current from a 2.8 V to 5.5 V input supply. It uses a current control architecture to deliver very low duty cycle operation at high frequency with fast transient response and excellent loop stability.

The ISL8014A integrates a pair of low ON-resistance P-Channel and N-Channel internal MOSFETs to maximize efficiency and minimize external component count. The $100 \%$ duty-cycle operation allows less than 400 mV dropout voltage at 4 A output current. High 1MHz pulse-width modulation (PWM) switching frequency allows the for use of small external components and the SYNC input enables multiple ICs to synchronize out-of-phase to reduce ripple and eliminate beat frequencies.

The ISL8014A can be configured for discontinuous or forced continuous operation at light load. Forced continuous operation reduces noise and RF interference while discontinuous mode provides high efficiency by reducing switching losses at light loads.

Fault protection is provided by internal hiccup mode current limiting during short circuit and overcurrent conditions, an output overvoltage comparator and over-temperature monitor circuit. A power-good output voltage monitor indicates when the output is in regulation.

The ISL8014A is offered in a space saving 4 mmx 4 mm QFN, lead free package with exposed pad lead frames for low thermal resistance.
The ISL8014A offers a 1 ms power-good (PG) timer at power-up. When shutdown, ISL8014A discharges the output capacitor. Other features include internal soft-start, internal compensation, overcurrent protection, and thermal shutdown.

The ISL8014A is offered in a 16 Ld $4 \mathrm{mmx4mm}$ QFN package with 1 mm maximum height. The complete converter occupies less than $0.4 \mathrm{in}^{2}$ area.

## Features

- High efficiency synchronous buck regulator with up to $97 \%$ efficiency
- Power-good (PG) output with a 1 ms delay
- 2.8 V to 5.5 V supply voltage
- $3 \%$ output accuracy over-temperature/load/line
- 4A output current
- Pin compatible to ISL8013A
- Start-up with prebiased output
- Internal soft-start - 1ms
- Soft-stop output discharge during disabled
- $35 \mu \mathrm{~A}$ quiescent supply current in PFM mode
- Selectable forced PWM mode and PFM mode
- External synchronization up to 4 MHz
- Less than $1 \mu \mathrm{~A}$ logic controlled shutdown current
- $100 \%$ maximum duty cycle
- Internal current mode compensation
- Peak current limiting and hiccup mode short-circuit protection
- Over-temperature protection
- Small 16 Ld 4mmx4mm QFN
- Pb-Free (RoHS compliant)


## Applications

- DC/DC POL modules
- $\mu \mathrm{C} / \mu \mathrm{P}$, FPGA and DSP power
- Plug-in DC/DC modules for routers and switchers
- Portable instruments
- Test and measurement systems
- Li-ion battery powered devices
- Small form factor (SFP) modules
- Barcode readers


## Ordering Information

| PART NUMBER <br> (Notes 1, 2, 3) | PART MARKING | TEMP. RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE (Pb-Free) | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: |
| ISL8014AIRZ | 80 14AIRZ | -40 to +85 | 16 Ld 4x4 QFN | L16.4x4 |
| ISL8014AEVAL2Z | Evaluation Board |  |  |  |

NOTES:

1. Add "-T*" suffix for tape and reel. Please refer to $\overline{T B 347}$ for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100\% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for ISL8014A. For more information on MSL please see tech brief TB363.

## Pin Configuration



REFER TO APPLICATION NOTE AN1366 FOR MORE LAYOUT SUGGESTIONS.

## Pin Descriptions

| PIN NUMBER | PIN NAME | DESCRIPTION |
| :---: | :---: | :--- |
| 1,2 | VIN | Input supply voltage. Connect a $10 \mu$ F ceramic capacitor to power ground. |
| 3 | VDD | Input supply voltage for the analog circuitry. Connect to VIN pin. |
| 5 | EN | Regulator enable pin. Enable the output when driven to high. Shut down the chip and discharge output <br> capacitor when driven to low. Do not leave this pin floating. |
| 7 | PG | 1ms timer output. At power-up or EN HI, this output is a 1ms delayed power-good signal for the output <br> voltage. |
| 4 | LYNCH | Mode Selection pin. Connect to logic high or input voltage VDD for PWM mode. Connect to logic low or <br> ground for PFM mode. Connect to an external function generator for synchronization with the negative <br> edge trigger. Do not leave this pin floating. |
| 14,15 | PGND | Switching node connection. Connect to one terminal of the inductor. |
| 11,12 | SGND | Power ground |
| 9,10 | VFB | Signal ground |
| 8 | NC | Buck regulator output feedback. Connect to the output through a resistor divider for adjustable output |
| voltage. For 0.8V output voltage, connect this pin to the output. |  |  |

## Typical Application



## Block Diagram



| Absolute Maximum Ratings (Reference to GND) |  |
| :---: | :---: |
| VIN, VDD. | . ....-0.3V to 6V (DC) or 7V (20ms) |
| EN, SYNCH, PG | ........-0.3V to $\mathrm{VIN}+0.3 \mathrm{~V}$ |
|  | -1.5V (100ns)/-0.3V (DC) to 6.5V (DC) or 7 V (20ms) |
|  | -0.3V to 2.8 |

## Thermal Information

| Thermal Resistance (Typical, Notes 4, ${ }_{\text {5 }}$ ) | $\theta_{\text {JA }}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right) \quad \theta_{\text {JC }}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ |
| :---: | :---: |
| 16 Ld 4x4 QFN Package | 393 |
| Junction Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range. | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Pb-Free Reflow Profile | see TB493 |

## Recommended Operating Conditions

VIN Supply Voltage Range
. 2.8 V to 5.5 V
Load Current Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . OA to 4A
Ambient Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:
4. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
5. $\theta_{\mathrm{Jc}}$, "case temperature" location is at the center of the exposed metal pad on the package underside.

Electrical Specifications Unless otherwise noted, all parameter limits are established across the recommended operating conditions and the typical specification are measured at the following conditions unless otherwise noted: $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{DD}}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Boldface limits apply across the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN <br> (Note 7) | TYP | MAX <br> (Note 7) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLY |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD }}$ Undervoltage Lockout Threshold | VUVLO | Rising, no load | - | 2.6 | 2.8 | V |
|  |  | Falling, no load | 2.15 | 2.35 | - | V |
| Quiescent Supply Current | $\mathrm{I}_{\mathrm{VIN}}$ | SYNCH = GND, no load at the output | - | 35 | - | $\mu \mathrm{A}$ |
|  |  | SYNCH = GND, no load at the output and no switches switching | - | 30 | 45 | $\mu \mathrm{A}$ |
|  |  | SYNCH = VDD, fSW $=1 \mathrm{MHz}$, no load at the output | - | 6.5 | 10 | mA |
| Shut Down Supply Current | $I_{\text {SD }}$ | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{EN}=\mathrm{low}$ | - | 0.1 | 2 | $\mu \mathrm{A}$ |
| OUTPUT REGULATION |  |  |  |  |  |  |
| Reference Voltage | $\mathrm{V}_{\text {REF }}$ |  | 0.790 | 0.8 | 0.810 | V |
| VFB Bias Current | IVFB | $V F B=0.75 V$ | - | 0.1 | - | $\mu \mathrm{A}$ |
| Line Regulation |  | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{O}}+0.5 \mathrm{~V}$ to 5.5 V (minimal 2.8 V ) | - | 0.2 | - | \%/V |
| Soft-Start Ramp Time Cycle |  |  | - | 1 | - | ms |
| OVERCURRENT PROTECTION |  |  |  |  |  |  |
| Current Limit Blanking Time | $\mathrm{t}_{\text {OCON }}$ |  | - | 17 | - | Clock pulses |
| Overcurrent and Auto Restart Period | $\mathrm{t}_{\text {OCOFF }}$ |  | - | 4 | - | SS cycle |
| Switch Current Limit | ILIMIT | (Note 6) | 4.9 | 6.0 | 7.1 | A |
| Peak Skip Limit | $\mathbf{I S K I P}$ | (Note 6) | - | 1.3 | - | A |
| COMPENSATION |  |  |  |  |  |  |
| Error Amplifier Transconductance |  |  | - | 20 | - | $\mu \mathrm{A} / \mathrm{V}$ |
| Trans-Resistance | RT |  | 0.17 | 0.20 | 0.23 | $\Omega$ |
| LX |  |  |  |  |  |  |
| P-Channel MOSFET ON-Resistance |  | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ | - | 50 | 75 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=2.8 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ | - | 70 | 100 | $\mathrm{m} \Omega$ |

Electrical Specifications Unless otherwise noted, all parameter limits are established across the recommended operating conditions and the typical specification are measured at the following conditions unless otherwise noted: $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{DD}}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Boldface limits apply across the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | $\begin{gathered} \text { MIN } \\ \text { (Note 7) } \end{gathered}$ | TYP | $\begin{gathered} \text { MAX } \\ \text { (Note 7) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N-Channel MOSFET ON-resistance |  | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ | $\bullet$ | 50 | 75 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=2.8 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ | - | 70 | 100 | $\mathrm{m} \Omega$ |
| LX Maximum Duty Cycle |  |  | $\bullet$ | 100 | - | \% |
| PWM Switching Frequency | ${ }^{\text {f }}$ W w |  | 0.80 | 1.0 | 1.20 | MHz |
| LX Minimum On-time |  | SYNCH $=\mathrm{High}$ | - | - | 140 | ns |
| PG |  |  |  |  |  |  |
| Output Low Voltage |  | Sinking 1mA | $\bullet$ | - | 0.3 | v |
| Delay Time (Rising Edge) |  |  | 0.65 | 1 | 1.35 | ms |
| PG Pin Leakage Current |  | $\mathrm{PG}=\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ | $\bullet$ | 0.01 | 0.1 | $\mu \mathrm{A}$ |
| PGOOD Rising Threshold |  | Percentage of regulation voltage | 89 | 92 | 95 | \% |
| PGOOD Falling Threshold |  | Percentage of regulation voltage | 85 | 88 | 91 | \% |
| PGOOD Delay Time (Falling Edge) |  |  | - | 15 | - | $\mu \mathrm{s}$ |
| EN, SYNCH |  |  |  |  |  |  |
| Logic Input Low |  |  | - | - | 0.4 | V |
| Logic Input High |  |  | 1.4 | - | - | v |
| Synch Logic Input Leakage Current | $\mathrm{I}_{\text {SYNCH }}$ | Pulled up to 5.5 V | - | 0.1 | 1 | $\mu \mathrm{A}$ |
| Enable Logic Input Leakage Current | IEN |  | - | 0.1 | 1 | $\mu \mathrm{A}$ |
| Thermal Shutdown |  |  | - | 140 | - | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis |  |  | - | 25 | - | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

6. Limits established by characterization and are not production tested.
7. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.

Typical Operating Performance Unless otherwise noted, operating conditions are: $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{VIN}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{IN}}$, SYNCH $=0 \mathrm{~V}, \mathrm{~L}=1.5 \mu \mathrm{H}, \mathrm{C}_{1}=2 \times 22 \mu \mathrm{~F}, \mathrm{C}_{2}=2 \times 22 \mu \mathrm{~F}$, $\mathrm{I}_{\mathrm{OUT}}=\mathrm{OA}$ to 4 A .


FIGURE 1. EFFICIENCY vs LOAD (1 MHz 3.3 $\mathrm{V}_{\mathrm{IN}}$ PWM)


FIGURE 3. EFFICIENCY vs LOAD ( $1 \mathbf{M H z} 5 \mathrm{~V}_{\mathrm{IN}}$ PWM)


FIGURE 5. POWER DISSIPATION vs LOAD (1MHz, $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$ )


FIGURE 2. EFFICIENCY vs LOAD (1MHz 3.3 VIN ${ }^{\text {PFM) }}$


FIGURE 4. EFFICIENCY vs LOAD (1 MHz $5 \mathrm{~V}_{\text {IN }}$ PFM)


FIGURE 6. POWER DISSIPATION WITH NO LOAD vs $V_{I N}$ (PWM V ${ }_{\text {OUT }}=1.8 \mathrm{~V}$ )

Typical Operating Performance Unless otherwise noted, operating conditions are: $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{VIN}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{IN}}$, SYNCH $=0 \mathrm{~V}, \mathrm{~L}=1.5 \mu \mathrm{H}, \mathrm{C}_{1}=2 \times 22 \mu \mathrm{~F}, \mathrm{C}_{2}=2 \times 22 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{OUT}}=\mathrm{OA}$ to 4 A . (Continued)


FIGURE 7. POWER DISSIPATION WITH NO LOAD vs $V_{I N}$ (PFM V ${ }_{\text {OUT }}=1.8 \mathrm{~V}$ )


FIGURE 9. $\mathrm{V}_{\text {OUT }}$ REGULATION vs LOAD ( $1 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}$ )


FIGURE 11. $\mathrm{V}_{\text {OUT }}$ REGULATION vs LOAD (1 $\mathrm{MHz}, \mathrm{V}_{\text {OUT }}=\mathbf{2 . 5 V}$ )


FIGURE 8. $\mathrm{V}_{\text {OUT }}$ REGULATION vs LOAD ( $\mathbf{1} \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$ )


FIGURE 10. $\mathrm{V}_{\text {OUT }}$ REGULATION vs LOAD ( $1 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$ )


FIGURE 12. $\mathrm{V}_{\text {OUT }}$ REGULATION vs LOAD ( $1 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ )

Typical Operating Performance Unless otherwise noted, operating conditions are: $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{VIN}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{IN}}$, $\mathrm{SYNCH}=\mathrm{OV}, \mathrm{L}=1.5 \mu \mathrm{H}, \mathrm{C}_{1}=2 \times 22 \mu \mathrm{~F}, \mathrm{C}_{2}=2 \times 22 \mu \mathrm{~F}$, $\mathrm{IOUT}^{2}=\mathrm{OA}$ to 4 A . (Continued)


FIGURE 13. OUTPUT VOLTAGE REGULATION vs $\mathrm{V}_{\text {IN }}$ (PWM V ${ }_{\text {OUT }}=1.8$ )


FIGURE 15. STEADY STATE OPERATION AT NO LOAD (PWM)


FIGURE 17. STEADY STATE OPERATION WITH FULL LOAD


FIGURE 14. OUTPUT VOLTAGE REGULATION vs $V_{\text {IN }}$ (PFM V ${ }_{\text {OUT }}=1.8 \mathrm{~V}$ )


FIGURE 16. STEADY STATE OPERATION AT NO LOAD (PFM)


FIGURE 18. MODE TRANSITION CCM TO DCM

Typical Operating Performance Unless otherwise noted, operating conditions are: $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{VIN}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{IN}}$, $\mathrm{SYNCH}=\mathrm{OV}, \mathrm{L}=1.5 \mu \mathrm{H}, \mathrm{C}_{1}=2 \times 22 \mu \mathrm{~F}, \mathrm{C}_{2}=2 \times 22 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{OUT}}=\mathrm{OA}$ to 4 A . (Continued)


FIGURE 19. MODE TRANSITION DCM TO CCM


FIGURE 21. LOAD TRANSIENT (PFM)


FIGURE 23. SOFT-START AT NO LOAD (PFM)


FIGURE 20. LOAD TRANSIENT (PWM)


FIGURE 22. SOFT-START WITH NO LOAD (PWM)


FIGURE 24. SOFT-START WITH PRE-BIASED 1 V

Typical Operating Performance Unless otherwise noted, operating conditions are: $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{VIN}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{IN}}$, SYNCH $=0 \mathrm{~V}, \mathrm{~L}=1.5 \mu \mathrm{H}, \mathrm{C}_{1}=2 \times 22 \mu \mathrm{~F}, \mathrm{C}_{2}=2 \times 22 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~A}$ to 4 A . (Continued)


FIGURE 25. SOFT-START AT FULL LOAD


FIGURE 27. STEADY STATE OPERATION AT NO LOAD WITH FREQUENCY $=\mathbf{2 M H z}$


FIGURE 29. STEADY STATE OPERATION AT NO LOAD WITH FREQUENCY $=4 \mathrm{MHz}$


FIGURE 26. SOFT-DISCHARGE SHUTDOWN


FIGURE 28. STEADY STATE OPERATION AT FULL LOAD WITH FREQUENCY $=\mathbf{2 M H z}$


FIGURE 30. STEADY STATE OPERATION AT FULL LOAD (PWM) WITH FREQUENCY $=4 \mathrm{MHz}$

Typical Operating Performance Unless otherwise noted, operating conditions are: $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{VIN}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{IN}}$, SYNCH $=0 \mathrm{~V}, \mathrm{~L}=1.5 \mu \mathrm{H}, \mathrm{C}_{1}=2 \times 22 \mu \mathrm{~F}, \mathrm{C}_{2}=2 \times 22 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{OUT}}=\mathrm{OA}$ to 4 A . (Continued)


FIGURE 31. OUTPUT SHORT CIRCUIT


FIGURE 32. OUTPUT SHORT CIRCUIT RECOVERY


FIGURE 33. OUTPUT CURRENT LIMIT vs TEMPERATURE

## Theory of Operation

The ISL8014A is a step-down switching regulator optimized for battery-powered handheld applications. The regulator operates at 1MHz fixed switching frequency under heavy load conditions to allow smaller external inductors and capacitors to be used for minimal printed-circuit board (PCB) area. At light load, the regulator reduces the switching frequency, unless forced to the fixed frequency, to minimize the switching loss and to maximize the battery life. The quiescent current when the output is not loaded is typically only $35 \mu \mathrm{~A}$. The supply current is typically only $0.1 \mu \mathrm{~A}$ when the regulator is shut down.

## PWM Control Scheme

Pulling the SYNCH pin HI (>2.5V) forces the converter into PWM mode, regardless of output current. The ISL8014A employs the current-mode pulse-width modulation (PWM) control scheme for fast transient response and pulse-by-pulse current limiting. "Block Diagram" is shown on page 3. The current loop consists of the oscillator, the PWM comparator, current sensing circuit and the slope compensation for the current loop stability. The gain for the current sensing circuit is typically $200 \mathrm{mV} / \mathrm{A}$. The control reference for the current loops comes from the error amplifier's (EAMP) output.

The PWM operation is initialized by the clock from the oscillator. The P-Channel MOSFET is turned on at the beginning of a PWM cycle and the current in the MOSFET starts to ramp up. When the sum of the current amplifier CSA and the slope compensation $(237 \mathrm{mV} / \mu \mathrm{s})$ reaches the control reference of the current loop, the PWM comparator COMP sends a signal to the PWM logic to turn off the P-MOSFET and turn on the N-Channel MOSFET. The N -MOSFET stays on until the end of the PWM cycle. Figure 34 on page 12 shows the typical operating waveforms during the PWM operation. The dotted lines illustrate the sum of the slope compensation ramp and the current-sense amplifier's CSA output.

The output voltage is regulated by controlling the $\mathrm{V}_{\text {EAMP }}$ voltage to the current loop. The bandgap circuit outputs a 0.8 V reference voltage to the voltage loop. The feedback signal comes from the VFB pin. The soft-start block only affects the operation during the start-up and will be discussed separately. The error amplifier is a transconductance amplifier that converts the voltage error signal to a current output. The voltage loop is internally compensated with the 27 pF and $390 \mathrm{k} \Omega$ RC network. The maximum EAMP voltage output is precisely clamped to 1.6 V .


FIGURE 34. PWM OPERATION WAVEFORMS

## SKIP Mode

Pulling the SYNCH pin LO (<0.4V) forces the converter into PFM mode. The ISL8014A enters a pulse-skipping mode at light load to minimize the switching loss by reducing the switching frequency. Figure 35 illustrates the skip-mode operation. A zero-cross sensing circuit shown in the "Block Diagram" monitors the N-MOSFET current for zero crossing. When 8 consecutive cycles of the inductor current crossing zero are detected, the regulator enters the skip mode. During the eight detecting cycles, the current in the inductor is allowed to become negative. The counter is reset to zero when the current in any cycle does not cross zero.

Once the skip mode is entered, the pulse modulation starts being controlled by the SKIP comparator shown in the "Block Diagram". Each pulse cycle is still synchronized by the PWM clock. The PMOSFET is turned on at the clock's rising edge and turned off when the output is higher than $1.5 \%$ of the nominal regulation or when its current reaches the peak skip current limit value, then the inductor current is discharging to OA and stays at zero. The internal clock is disabled. The output voltage reduces gradually due to the load current discharging the output capacitor. When the output voltage drops to the nominal voltage, the P-MOSFET will be turned on again at the rising edge of the internal clock as it repeats the previous operations.

The regulator resumes normal PWM mode operation when the output voltage drops $1.5 \%$ below the nominal voltage.


FIG'URE 35. SKIP MODE OPERATION WAVEFORMS

## Synchronization Control

The frequency of operation can be synchronized up to 4 MHz by an external signal applied to the SYNCH pin. The falling edge on the SYNCH triggers the rising edge of the LX pulse. Make sure that the minimum on time of the LX node is greater than 140ns.

## Overcurrent Protection

The overcurrent protection is realized by monitoring the CSA output with the OCP comparator, as shown in the "Block Diagram". The current sensing circuit has a gain of $200 \mathrm{mV} / \mathrm{A}$, from the P-MOSFET current to the CSA output. When the CSA output reaches 1.4 V , which is equivalent to 5.7A for the switch current, the OCP comparator is tripped to turn off the P-MOSFET immediately. The overcurrent function protects the switching converter from a shorted output by monitoring the current flowing through the upper MOSFET.
Upon detection of overcurrent condition, the upper MOSFET will be immediately turned off and will not be turned on again until the next switching cycle. Upon detection of the initial overcurrent condition, the overcurrent fault counter is set to 1 . If, on the subsequent cycle, another overcurrent condition is detected, the OC fault counter will be incremented. If there are 17 sequential OC fault detections, the regulator will be shut down under an overcurrent fault condition. An overcurrent fault condition will result in the regulator attempting to restart in a hiccup mode within the delay of four soft-start periods. At the end of the fourth soft-start wait period, the fault counters are reset and soft-start is attempted again. If the overcurrent condition goes away during the delay of four soft-start periods, the output will resume back into regulation point after hiccup mode expires.

## Short-Circuit Protection

The short-circuit protection SCP comparator monitors the VFB pin voltage for output short-circuit protection. When the VFB is lower than 0.2 V , the SCP comparator forces the PWM oscillator frequency to drop to $1 / 3$ of the normal operation value. This comparator is effective during start-up or an output short-circuit event.

## PG

During power-up, the open-drain power-good output holds low for about 1 ms after $\mathrm{V}_{\text {OUT }}$ reaches the regulation voltage. The PG output also serves as a 1 ms delayed the power-good signal when the pull-up resistor $\mathbf{R}_{\mathbf{1}}$ is installed.

## UVLO

When the input voltage is below the undervoltage lockout (UVLO) threshold, the regulator is disabled. To adjust the voltage level of power on and UVLO, use a resistive divider across EN. The input voltage programming resistor $\mathrm{R}_{4}$ will depend on the bottom resistor $R_{5}$, as referred to in Figure 36 . The value of $R_{5}$ is typically between $10 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$.


FI GURE 36. EXTERNAL RESI STOR DI VI DER

## Soft Start-Up

The soft start-up reduces the inrush current during the start-up. The soft-start block outputs a ramp reference to the input of the error amplifier. This voltage ramp limits the inductor current as well as the output voltage speed so that the output voltage rises in a controlled fashion. When VFB is less than 0.2 V at the beginning of the soft-start, the switching frequency is reduced to $1 / 3$ of the nominal value so that the output can start up smoothly at light load condition. During soft-start, the IC operates in the SKIP mode to support pre-biased output condition.

## Enable

The enable (EN) input allows the user to control the turning on or off the regulator for purposes such as power-up sequencing. When the regulator is enabled, there is typically a $600 \mu$ s delay for waking up the bandgap reference and then the soft-start-up begins. It is recommended that the EN voltage should be kept logic low (less than 400 mV ), until $\mathrm{V}_{\text {IN }}$ reaches 2.5V. Refer to Figure 37 for suggested circuit implementation with $\mathrm{V}_{\text {IN }}$ slew rate.


FIGURE 37. CIRCUIT IMPLEMENTATION WITH VIN SLEW RATE
Let $T$ equal the rise time of $V_{I N}$. Select the ratio of $R_{5}$ and $R_{4}$ such that the voltage is 1.4 V (minimum enable logic high threshold) when $\mathrm{V}_{\text {IN }}$ is equal to or greater than 2.5 V . Set $\mathrm{R}_{5}$ between $10 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$, and use Equation 1 to determine $\mathrm{R}_{4}$ :
$\mathrm{R}_{4}=\frac{\mathrm{R}_{5} \cdot\left(\mathrm{~V}_{\mathrm{IN}}-1.4 \mathrm{~V}\right)}{1.4 \mathrm{~V}}$
Where $\mathrm{V}_{\mathrm{IN}}$ is greater than or equal to 2.5 V .
Then select $C$ such that the equivalent time constant is at least $2 x$ the rise time, $T$. This will delay the EN voltage enough so that the overall EN voltage is less than 400 mV by the time $\mathrm{V}_{\mathrm{IN}}$ reaches 2.5 V . Use Equation 2 to get C :

$$
\begin{equation*}
C \geq \frac{2 \cdot T}{R_{4} \| R_{5}} \tag{EQ.2}
\end{equation*}
$$

Where $T$ is the rise time of $V_{I N}$

As an example, let $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ with rise time, $\mathrm{T}=10 \mathrm{~ms}$. Then $\mathrm{R}_{4}=56.2 \mathrm{k} \Omega, \mathrm{R}_{5}=71.5 \mathrm{k} \Omega$, and $\mathrm{C}=0.68 \mu \mathrm{~F}$ are used to insure that $\mathrm{V}_{\mathrm{IN}}$ was $>2.5 \mathrm{~V}$ and the EN voltage was $<400 \mathrm{mV}$.

## Discharge Mode (Soft-stop)

When a transition to shutdown mode occurs or the VIN UVLO is set, the outputs discharge to GND through an internal $100 \Omega$ switch.

## Power MOSFETs

The power MOSFETs are optimized for best efficiency. The ON-resistance for the P-MOSFET is typically $50 \mathrm{~m} \Omega$ and the ON-resistance for the N -MOSFET is typically $50 \mathrm{~m} \Omega$.

## 100\% Duty Cycle

The ISL8014A features 100\% duty cycle operation to maximize the battery life. When the battery voltage drops to a level that the ISL8014A can no longer maintain the regulation at the output, the regulator completely turns on the P-MOSFET. The maximum dropout voltage under the $100 \%$ duty-cycle operation is the product of the load current and the ON-resistance of the P-MOSFET.

## Thermal Shut-Down

The ISL8014A has built-in thermal protection. When the internal temperature reaches $+140^{\circ} \mathrm{C}$, the regulator is completely shut down. As the temperature drops to $+115^{\circ} \mathrm{C}$, the ISL8014A resumes operation by stepping through the soft-start.

## Applications Information

## Output Inductor and Capacitor Selection

To consider steady state and transient operations, ISL8014A typically uses a $1.5 \mu \mathrm{H}$ output inductor. The higher or lower inductor value can be used to optimize the total converter system performance. For example, for higher output voltage 3.3 V application, in order to decrease the inductor current ripple and output voltage ripple, the output inductor value can be increased. It is recommended to set the ripple inductor current approximately $30 \%$ of the maximum output current for optimized performance. The inductor ripple current can be expressed as shown in Equation 3:
$\Delta \mathrm{I}=\frac{\mathrm{V}_{\mathrm{O}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{V}_{\mathrm{IN}}}\right)}{\mathrm{L} \cdot \mathrm{f}_{\mathrm{S}}}$
The inductor's saturation current rating needs to be at least larger than the peak current. The ISL8014A protects the typical peak current 6A. The saturation current needs be over 7A for maximum output current application.

ISL8014A uses internal compensation network and the output capacitor value is dependent on the output voltage. The ceramic capacitor is recommended to be X5R or X7R. The recommended X5R or X7R minimum output capacitor values are shown in Table 1.

Table 1 shows the minimum output capacitor value is given for the different output voltage to make sure that the whole converter system is stable. Additional output capacitance should
be added for better performances in applications where high load transient or low output ripple is required. It is recommended to check the system level performance along with the simulation model.

TABLE 1. OUTPUT CAPACITOR VALUE vs Vout

| $\mathbf{V}_{\text {OUT }}$ <br> $(\mathrm{V})$ | CouT $_{\text {OUT }}$ <br> $(\mu \mathrm{F})$ | L <br> $(\mu \mathrm{H})$ |
| :---: | :---: | :---: |
| 0.8 | $2 \times 22$ | $1.0 \sim 2.2$ |
| 1.2 | $2 \times 22$ | $1.0 \sim 2.2$ |
| 1.5 | $2 \times 22$ | $1.5 \sim 3.3$ |
| 1.8 | $2 \times 22$ | $1.5 \sim 3.3$ |
| 2.5 | $2 \times 22$ | $1.5 \sim 3.3$ |
| 3.3 | $2 \times 22$ | $2.2 \sim 4.7$ |
| 3.6 | $2 \times 22$ | $2.2 \sim 4.7$ |

## Output Voltage Selection

The output voltage of the regulator can be programmed via an external resistor divider that is used to scale the output voltage relative to the internal reference voltage and feed it back to the inverting input of the error amplifier. Refer to the "Typical Application" on page 3.

The output voltage programming resistor, $\mathbf{R}_{\mathbf{3}}$, will depend on the value chosen for the feedback resistor and the desired output voltage of the regulator. The value for the feedback resistor is typically between $10 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$, as shown in Equation 4.
$R_{3}=\frac{R_{2} \cdot 0.8 \mathrm{~V}}{\mathrm{~V}_{\text {OUT }}-0.8 \mathrm{~V}}$
If the output voltage desired is 0.8 V , then $\mathrm{R}_{3}$ is left unpopulated and $R_{2}$ is shorted. There is a leakage current from VIN to LX. It is recommended to preload the output with $10 \mu \mathrm{~A}$ minimum. For better performance, add 47 pF in parallel with $\mathrm{R}_{2}(100 \mathrm{k} \Omega)$.

## Input Capacitor Selection

The main functions for the input capacitor are to provide decoupling of the parasitic inductance and to provide filtering function to prevent the switching current flowing back to the battery rail. Two $22 \mu \mathrm{~F}$ X5R or X7R ceramic capacitors are a good starting point for the input capacitor selection.

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

| DATE | REVISION |  |
| :--- | :--- | :--- |
| December 16, 2014 | FN8091.2 | Added ISL8014AEVAL2Z to the Ordering Information table on page 2. <br> Updated Tape \& Reel note in "Ordering Information" on page 2 from "Add "-T" suffix for tape and reel." to new <br> standard "Add "-T*" suffix for tape and reel." The "*" covers all possible tape and reel options <br> Replaced Figure 4 on page 6, Figure 5 on page 6 and Figure 10 on page 7 with the new data curves. <br> Added more content to section "Enable" on page 13. <br> Added more content to section "UVLO" on page 13. <br> Replaced the "Products" section with the About Intersil section. |
| December 3, 2009 | FN8091.1 | In the "Features" section on page 1, changed "Pin Compatible to ISL8013" to "Pin Compatible to ISL8013A" |
| November 25,2009 | FN8091.0 | Initial Release. |

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support
© Copyright Intersil Americas LLC 2009-2014. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Package Outline Drawing

## L16.4x4

16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 6, 02/08


TOP VIEW

16× 0.60
+0.15
-0.10



NOTES:

1. Dimensions are in millimeters.

Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal $\pm 0.05$
4. Dimension $b$ applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.

