# ENESAS

# RAJ240045

Integrated Li-ION Battery Managemer for 2-4 Series Cell

#### 1. Introduction

#### 1.1 **Features**

Fully integrated battery management product including battery capacity measurement and protection.

Supports 2-4 Li-Ion or Li-Polymer battery cells in series

Ultra-low power Renesas RL78 CPU core

Built-in flash memory (block erase/write protection)

- Flash ROM: 64 KB
- Data flash: 4 KB

Internal SRAM: 4KB

Current integrating circuit (18 bits  $\Delta \Sigma A/D$ )

15 bits  $\Delta \Sigma A/D$  converter (external 2 channels, internal 5 channels including simple temperature sensor)

High side N-ch FET control circuit for charge and discharge current protection

Overcurrent detection circuit (discharge short-circuit current (2 channels), charge/discharge overcurrent, and wake-up current)

Battery voltage detection circuit (4 cells)

Battery cell conditioning circuit (4 cells)

Pack+ terminal voltage detection circuit

FUSE control circuit

MCU built-in high speed on-chip clock generator

AFE on-chip oscillator clock (4.194 MHz)

MCU runaway detection circuit

MCU build-in watchdog timer

Series regulator (VREG2:3.3 V,VREG1:1.8 V)

Reset circuit (VREG2, VREG1 monitoring)

#### 1.2 Applications

- Notebook PC, Tablet PC, Docking Station
- Handheld measurement equipment, POS system
- UPS, Power bank

#### 1.3 Description

High speed on-chip clock oscillator

- High speed operation :1 to 32 MHz
- Low speed operation :1 to 8 MHz

I/O port :12

- CMOS input/output : 6
- CMOS input : 2
- N-ch open drain : 2
- High voltage input : 1
- High voltage output:1

Serial interface :

- I2C.
- UART
- Simplified I2C

MCU 16 bits timer : 5 channels

MCU 12 bits interval timer :1 channel

AFE timer (setting range:125 ms to 64 s)

8 bits PWM signal generator

Intel® Dynamic Battery Power Technology support

Impedacne measurement circuit

Built-in on-chip debug function

Self programming function support

Power supply voltage : VCC = 4.0 to 25 V

Operation ambient temperature : Ta = -20 to  $+85^{\circ}C$ 

Package Information :

Plastic mold QFN (4mm x 4mm x 0.95mm)

RAJ240045 is Renesas battery management IC which incorporates a variety of battery fuel gauge features. Embedded Renesas RL78 CPU core has multiple low power modes and achieve high performance in ultra-low power operation. RAJ240045 product consists of MCU device and AFE device in a single package. Fuel gauge control firmware is stored in embedded flash memory and controls embedded analog and digital circuits to execute battery voltage / current / temperature measurement, remaining capacity estimation, over current / voltage / temperature protection and other battery management operations.

Rev.0.10 2016/07/06

# **Table of Contents**

1.	Intro	duction1
1.1	Fe	atures1
1.2	Ap	plications1
1.3	De	escription1
2.	Pin /	Assignment4
2.1	Pi	n Assignment Diagram4
2.2	Pi	n Function Table5
2.3	Pi	n Equivalent Diagram6
3.	ELE	CTRICAL SPECIFICATIONS9
3.1	Ab	osolute Maximum Ratings9
3.2	Ро	wer supply votage condition11
3.3	Os	cillation circuit characteristics11
3	.3.1	On-chip oscillator characteristics11
3.4	DC	C characteristics
3	.4.1	Pin characteristics
3	.4.2	Supply current characteristics
3.5	Ре	ripheral function characteristics15
3	.5.1	Serial array unit15
3	.5.2	Serial interface IICA
3	.5.3	On-chip debug (UART)23
3	.5.4	Interrupt
3.6	An	alog front end characteristics24
3	.6.1	A/D converte characteristics
3	.6.2	Current integrating circuit characteristics
3	.6.3	Overcurrent detection circuit characteristics
3	.6.4	Series regulator circuit characteristics
3	.6.5	Battery voltage detection circuit characteristics
3	.6.6	Charge/discharge FET control circuit characteristics
3	.6.7	Conditioning circuit characteristics
3.7	Fla	ash memory programming characteristics29
4.	Fund	ction Description
4.1		
4.2	Sy	stem block diagram
4.3	M	CU Block Diagram
4.4	AF	E Block Diagram
4.5	Fe	ature List
4.6	Fe	ature Description
4	.6.1	ADC Circuit
4	.6.2	Battery Voltage detection circuit
4	.6.3	Current Integrating Circuit


4.6.4	Current Integration Circuit in Impedance Measurement Mode	
4.6.5	FET control circuit	
4.6.6	Overcurrent Detection Circuit	43
4.6.7	Series Regulator	44
4.6.8	Reset Circuit	45
4.6.9	Serial Interface IICA	
4.6.10	Serial Array Unit	
4.6.11	Conditioning circuit	50
4.6.12	Fuse control circuit	51
4.6.13	High voltage port	
4.6.14	MCU runaway detection Circuit	52
5. Appl	ication Guideline	54
5.1 Ty	pical Application Specification	54
5.2 Ty	pical Application Circuit	55
5.3 Cir	rcuit Design Guildeline	56
5.3.1	Cell voltage monitor circuit	56
5.3.2	Charger connect detection circuit	
5.3.3	Current monitor	56
5.3.4	Fuse control	57
5.3.5	Protection FET control	57
5.3.6	Thermistor	
5.3.7	System presence	58
5.3.8	Communication line	58
5.3.9	Power supply path	59
5.3.10	CREG1/CREG2/REGC capacitance	59
5.4 La	yout Guidelines	60
5.4.1	Summary	60
5.4.2	ESD protections on each terminal (basic policy)	61
5.4.3	Pack+, Pack	61
5.4.4	How AGND and AGND2 must be connected to the ground	62
5.4.5	Bypass capacitor between VCC and GND0	62
5.4.6	ISENS0, ISENS1	63
5.4.7	SMBus	63
5.4.8	Unused Pins	63
5.4.9	Cell GND	63
6. Pack	aging Information	64

# 2. Pin Assignment

# 2.1 Pin Assignment Diagram

Package : 32 pin plastic mold QFN (4.0mm X 4.0mm)

(Top View)



Cautions 1. REGC pin connects to GND1 pin through a capacitor (0.47 to  $1\mu$  F)

- **2.** CREG1 pin connects to GND0 pin through a capacitor (1  $\mu$ F).
- 3. CREG2 pin connects to GND1 pin through a capacitor (2.2  $\mu\text{F}).$

Remarks 1. Pin function refers to [2.2Pin Function Table].


2. The function shown above in () is assigned by setting of peripheral I/O re-direction register 0 (PIOR0).


# 2.2 Pin Function Table


Number	Name	Туре	Description
1	FUSEOUT	HVIO	Fuse FET control
2	NC	NC	No connect
3	P10/SCK11/SCL11/TRDIOD1	DIO (5-AN)	Port 10 Leave open in output mode if not used.
4	P11/SI11/SDA11/TRDIOC1	DIO (8R)	Port 11 Leave open in output mode if not used.
5	P16/INTP5/RXD0	DIO (5-BC)	Port 16 Leave open in output mode if not used.
6	P17/TXD0	DIO (5-BC)	Port 17 Leave open in output mode if not used.
7	TOOL0/P40	DIO	Data Input/Output for tools
8	RESET	IN	Reset Input
9	P137/INTP0	DIN (2)	Port 137 Connect to GND1 through a resistor if not used.
10	P122/X2	DIN (37-C)	Port 122 Connect to GND1 through a resistor if not used.
11	REGC	Р	Regulator capacitor connection
12	GND1	Р	Ground
13	CREG2	Р	Regulator capacitor connection
14	CREG1	Р	Regulator capacitor connection
15	ISENS0	AIN	Analog input for current integration circuit
16	ISENS1	AIN	Analog input for current integration circuit
17	GND0	Р	Ground
18	VIN1	AIN	Battery voltage input
19	VIN2	AIN	Battery voltage input
20	VIN3	AIN	Battery voltage input
21	VIN4	AIN	Battery voltage input
22	VBAT	AIN	Battery voltage input
23	CFOUT	HVO	Charge FET control
24	VCC	Р	Power supply
25	DFOUT	HVO	Discharge FET control
26	VIN12	AIN	Charger connection monitoring
27	SDA/P61	DIO	I <sup>2</sup> C Bus data I/O Input/Output
28	SCL/P60	DIO	I <sup>2</sup> C Bus data I/O Input/Output
29	P12/SO11/TRDIOB1/(INTP5)	DIO (5-BB)	Port 12 Leave open in output mode if not used.
30	ANO	AIN	Analog Input
31	AN1	AIN	Analog Input
32	SYSIN	HVIN	System detection pin

HVO	high voltage output	Р	power
HVIN	high voltage input	DIO	digital I/O
HVIO	high voltage input/output	AIN	analog input

# 2.3 Pin Equivalent Diagram







# 3. ELECTRICAL SPECIFICATIONS

**Caution** The this product has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

# 3.1 Absolute Maximum Ratings

Absolute Maximum Ratings (TA =  $25 \degree C$ )

Parameter	Symbols	Condition	l	Ratings	Unit
Supply voltage	VCC			-0.5 to +30	V
	GND0, GND1			-0.5 to +0.3	V
CREG1 input voltage	VREG1	CREG1	-0.3 to+2.0 Note 2	V	
CREG2 input voltage	VREG2	CREG2		-0.3 to +5.5 Note 3	V
REGC pin	VIREGC	REGC		-0.3 to +2.8	V
input voltage				And -0.3 to VREG2+0.3 Note 1	
Input voltage	VI1	P10 to P12, P16, P17, TOOL0(P40), F		-0.3 to VREG2+0.3	V
	VI2	SDA(P61), SCL(P60) (N	N-ch open drain)	-0.3 to +5.5	V
	Vin-H	VIN4, VIN3, VIN VIN12,SYS		-0.5 to +30	V
	Vin-B	VIN4-VIN3, VIN3-VIN VIN1-GNI		-0.5 to+7	V
Output voltage	VO1	P10 to P12, P16, P17, 7 SDA(P61), SCI		-0.3 to VREG2+0.3	V
	VO-DH	DFOUT		-0.5 to+30	V
	VO-CH	CFOUT		-0.5 to+30	V
	VO-FH	FUSEOU	Г	-0.3 to VCC+0.3	V
				And -0.5 to +30	
Analog input voltage	VAI	AN0, AN	1	-0.3 to 2.0	V
voltage	VIS	ISENSO, ISE	NS1	-0.3 to 2.0	V
High-level	IOH	P10 to P12, P16,	Per pin	-40	mA
output current		P17,P40	Total of all pins	-100	mA
	IOH-FH	FUSEOU	Г	-10	mA
Low-level	IOL	P10 to P12, P16,	Per pin	40	mA
Output current		P17,P40	Total of all pins	100	mA

Power consumption	Pd	Topr=25°C	300	mW
Operating ambient Temperature	Topr		-20 to 85	°C
Storage temperature	Tstg		-65 to 150	°C

**Notes 1.** Connect the REGC pin to GND1 via a capacitor (0.47 to 1uF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

- 2. Connect the CREG1 pin to GND0 via a capacitor (1uF). This value regulates the absolute maximum rating of the CREG1 pin. Do not use this pin with voltage applied to it.
- **3.** Connect the CREG2 pin to GND1 via a capacitor (2.2uF). This value regulates the absolute maximum rating of the CREG2 pin. Do not use this pin with voltage applied to it.

VREG2 is power supply built-in IC.it is a 3.3V supply for IC.

- **Caution.** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

# 3.2 Power supply votage condition

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage	VCC/VBAT		4.0	-	25	V
	GND0/GND1		-	0	-	V

# 3.3 Oscillation circuit characteristics

### 3.3.1 On-chip oscillator characteristics

 $(T_A = -20 \text{ to } +85 \text{ }^{\circ}C, 4.0 \text{ V} \leq \text{VCC} \leq 25 \text{ V}, \text{GND0} = \text{GND1} = 0 \text{ V})$ 

Oscillator	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator	fтн		-	8	-	MHz
Clock frequency Note 1						
Low-speed on-chip oscillator	fiL		-	15	-	kHz
Clock frequency						
AFE on-chip oscillator Clock frequency Note 2	foco		-	4.194	-	MHz
AFE on-chip oscillator Clock frequency accuracy	-		-2	-	+2	%

**Notes 1.** High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H/010C2H) and bits 0 to 2 of the HOCODIV register.

**2.** This value is when it writes trimming data stored in flash memory to the OCOTRIM0 to OCOTRIM2 register.

# 3.4 DC characteristics

### 3.4.1 Pin characteristics

Items	Symbo 1	Coditions		MIN.	TYP.	MAX.	Unit
Input voltage High	VIH1	P10 to P12, P16, P1 TOOL0(P40)		0.8 VREG2	-	VREG2	V
C	VIH2	SCL(P60), SI	DA(P61)	2.1	-	VREG2	V
	VIH3	SYSI	N	0.7 VREG2	-	VREG2	V
	VIH4	FUSEO	UT	2	-	VCC	V
	VIH5	P10,P16,P17(TTL	Input buffer)	2	-	VREG2	V
Input voltage low	VIL1	P10 to P12, P16, P1 TOOL0(P40)		0	-	0.2 VREG2	V
	VIL2	SCL(P60), SI	DA(P61)	0	-	0.8	V
	VIL3	SYSIN		0	-	0.3 VREG2	V
	VIL4	FUSEOUT		0	-	0.5	V
	VIL5	P10,P16,P17(TTL Input buffer)		0		0.5	V
Output voltage High	VOH1	P10 to P12, P16, P17,P40	IOL=-1.5mA	VREG2-0.5	-	VREG2	V
Output voltage Low	VOL1	P10 to P12, P16, P17,P40	IOL=1.5mA	-	-	0.4	V
	VOL2	SCL(P60), SDA(P61)	IOL=3.0 mA	-	-	0.4	V
FUSEOUT Output High Voltage	V <sub>OH-</sub> fuse	External Pulldo	wn 100 kΩ	VCC-0.5	-	-	V
Input leak current High	ILIH1	P10 to P12, P16, P17, P122, P137, TO <u>OL0(P</u> 40), RESET	VI =VREG2	_	-	1	μΑ
Input leak current Low	ILIL1	P10 to P12, P16, P17, P122, P137, TOOL0(P40), RESET	VI = GND1	-	-	-1	μΑ
Pull-up resistor	RU	P10 to P12, P16, P17,P40	VI = GND1, When input port	10	20	100	kΩ
	R <sub>UA</sub>	AN0, AN1	VI = GND1	7.5	(10)	12.5	kΩ
	R <sub>UA</sub>	RESET	VI = GND1	-	(20)	-	kΩ

 $(T_A = -20 \text{ to } +85 \text{ °C}, 4.0 \text{ V} \leq \text{VCC} \leq 25 \text{ V}, \text{VREG2} = 3.3 \text{ V}, \text{GND0} = \text{GND1} = 0 \text{ V})$ 

Notes 1. The maximum value of  $V_{IH}$  of pins P10, P11, P17 is VREG2, even in N-ch open drain mode.

- 2. P10, P11, P17 do not output a high-level in N-ch open drain mode.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
  - **2.** About pin characteristics of CFOUT, DFOUT, refer to [3.6.6 charge/discharge FET control circuit characteristics]
  - **3.** About pin characteristics of VIN1,VIN2,VIN3,VIN4 refer to [3.6.5 Battery voltage detection circuit characteristics]
  - **4.** The parehthetical values are for reference.

### 3.4.2 Supply current characteristics

Item	Symb ol		Condition		MIN.	TYP.	MAX	Unit
Supply	ICC1	Normal operation mode	Low-speed	fHOCO = 8 MHz	-	(2.0)	-	mA
Current <sup>Note 1</sup>		Note 2	Operation	fIH = 8 MHz				
	ICC2	Wait mode Note <sup>3</sup>	STOP mode	TA = +25 °C	-	(150)	-	μΑ
	ICC3	Power down mode	$VCC \leq 14 V$	•	-	(0.5)	1	μΑ

 $(T_A = -20 \text{ to } +85 \text{ °C}, 4.0 \text{ V} \le \text{VCC} \le 25 \text{ V}, \text{VREG2} = 3.3 \text{ V}, \text{GND0} = \text{GND1} = 0 \text{ V})$ 

**Notes 1.** This is the current which flows in VCC.

- 2. This value incldes the operation currents of the integrating current circuit, overcurrent detection circuit, Charge FET control and discharge FET control.
- **3.** This value includes the operation currents of overcurrent detection circuit, charge FET control and discharge FET control.

Remarks 1. fHOCO: high-speed on-chip oscillator clock frequency (32 MHz max.)

- 2. fill: high-speed on-chip oscillator clock frequency (32 MHz max.)
- 3. Temperature condition of the TYP. Value is  $T_A=25$  °C.
- **4**. The numerical value in a parenthesis is a reference value.

# 3.5 Peripheral function characteristics


#### 3.5.1 Serial array unit


(1) During communication at same potential (UART mode) (Dedicated baud rate generator output)


 $(T_A = -20 \text{ to } +85 \text{ °C}, 4.0 \text{ V} \leq \text{VCC} \leq 25 \text{ V}, \text{VREG2} = 3.3 \text{ V}, \text{GND0} = \text{GND1} = 0 \text{ V})$ 

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Transmission rate			-	-	fмск/6	bps

UART mode connection diagram (During communication at same potential)







# Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remarks 1.** q: UART number (q = 0), g: PIM and POM number (g = 1)

2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00,01)

(2) During communication at same potential (CSI mode) (master mode ( $f_{MCK}/4$ ),  $\overline{SCKp}$ ...internal clock output)

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
SCKp cycle time	t <sub>KCY1</sub>		125 Note 1	-	-	ns
SCKp high-/low-level width	tкні, tkli		tксу1/2-18	-	-	ns
Sip setup time (to SCKp↑) <sup>Note 2</sup>	tsiki		44	-	-	ns
Sip hold time (to SCKp↑) <sup>Note 2</sup>	tksii		19	-	-	ns
Delay time from SCKp↓ to Sop output <sup>Note 3</sup>	tкsoı	$C = 30 \text{ pF}^{\text{Note 4}}$	-	-	25	ns

 $(T_A = -20 \text{ to } +85 \text{ °C}, 4.0 \text{ V} \leq \text{VCC} \leq 25 \text{ V}, \text{VREG2} = 3.3 \text{ V}, \text{GND0} = \text{GND1} = 0 \text{ V})$ 

Notes 1. The value must also be 4/fclk or more.

- 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**4** C is the load capacitance of the  $\overline{\text{SCKp}}$  and SOp output lines.

# Caution. Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


- **Remarks 1.** p:CSI number (p=11),m:Unit number (m=0),n:Channel number (n=3) g:PIM,POM number(g=1)
  - fMCK : Serial array unit operation clock frequency
     (Operation clock to be set by the CKSmn bit of serial mode register (SMRmn). m:Unit number
     n:Channel number(mn= 03))

(3) During communication at same potential (CSI mode) (Slave mode, SCKp...external clock input)

Item	Symbo 1	Condition	MIN.	TYP.	MAX.	Unit
SCKp cycle time Note 4	t <sub>KCY2</sub>	16 MHz <fмск< td=""><td>8/fмск</td><td>-</td><td>-</td><td>ns</td></fмск<>	8/fмск	-	-	ns
		f™ck≦16 MHz	6/fмск	-	-	ns
SCKp high-/low-level width	tкн2, tкl2		tксү2/2	-	-	ns
Sip setup time (to SCKp↑) <sup>Note 1</sup>	tsik2		1/fмск+20	-	-	ns
Sip hold time (to SCKp↑) <sup>Note 1</sup>	tksi2		1/fмск+3 1	-	-	ns
Delay time from SCKp↓ to Sop output <sup>Note 2</sup>	tkso2	$C = 30 \text{ pF}^{\text{Note } 3}$	-	-	2/fмск+44	ns


 $(T_A = -20 \text{ to } +85 \text{ °C}, 4.0 \text{ V} \leq \text{VCC} \leq 25 \text{ V}, \text{VREG2} = 3.3 \text{ V}, \text{GND0} = \text{GND1} = 0 \text{ V})$ 

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. C is the load capacitance of the SOp output lines.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin and the normal output mode for the SIp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remarks 1.** p:CSI number(p=11), m:Unit number(m=0), n:Channel number(n=3) g:PIM,POM number(g=1)
  - fMCK : Serial array unit operation clock frequency
     (Operation clock to be set by the CKSmn bit of serial mode register (SMRmn). m:Unit number
     n:Channel number(mn= 03))
    - CSI mode connection diagram (During communication at same potential)



**Remarks 1.** P:CSI number (p=11)


2. m:Unit number, n:channel number (mn= 03)



CSI mode serial transmission timing (During communication at same potential)

CSI mode serial transmission timing (During communication at same potential)

(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)






**2.** m : Unit number, n : Channel number (mn = 03)

(4) During communication at same potential (simplified I<sup>2</sup>C mode)


Item	Symbol	Condition	MIN.	MAX.	Unit
SCLr clock frequency	fscl	$C_{\rm b} = 50 \text{ pF},  \text{R}_{\rm b} = 2.7  \text{k}\Omega$	-	1000	kHz
Hold time when SCLr = "L"	tlow	$C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	475	-	ns
Hold time when SCLr = "H"	thigh	$C_{\text{b}} = 50 \text{ pF},  \text{R}_{\text{b}} = 2.7 \text{ k}\Omega$	475	-	ns
Data setup time(reception)	tsu : dat	$C_{\rm b} = 50 \text{ pF},  \text{R}_{\rm b} = 2.7  \text{k}\Omega$	1/f <sub>мск</sub> +85 Note	-	ns
Data hold time(transmission)	thd : dat	$C_{\text{b}} = 50 \text{ pF},  \text{R}_{\text{b}} = 2.7  \text{k}\Omega$	0	305	ns

Note set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Simplified I<sup>2</sup>C mode connection diagram (During communication at same potential)



Simplified I<sup>2</sup>C mode serial transmission timing (During communication at same potential)



Caution Select the TTL input buffer and the N-ch open drain output (VREG2 tolerance) mode for the SDAr pin and the N-ch open drain output (VREG2 tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

- - r: IIC number (r = 11), g: PIM number (g = 1),h: POM number (h = 1)
  - 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number(m = 0), n: Channel number (n = 0, mn = 03))

(5) communication at different potential (2.5 V,3 V) (UART mode, CSI mode, simplified I<sup>2</sup>C mode) The serial array unit of this product do not connect (communicate) the device at different potential. Connecting device is same potential to VREG2 (CREG2 pin) certainly.

### 3.5.2 Serial interface IICA

Item	Symbol	Condition	Stan	dard	Fast I	Mode	Fast 1	Mode	Unit
			Mo	ode			Pl	us	
			MIN.	MAX.	MIN.	MAX.	MIN.	MA X.	
SCLA0 clock frequency	fSCL	Fast mode plus :	-	-	-	-	0	1000	kHz
		fCLK≧10 MHz							
		Fast mode : fCLK≧ 3.5 MHz	-	-	0	400	-	-	kHz
		Standard mode : fCLK≧1 MHz	0	100	-	-	-	-	kHz
Setup time of restart condtion Note 1	tSU: STA		4.7	-	0.6	-	0.26	-	μs
Hold time	tHD: STA		4.0	-	0.6	-	0.26	-	μs
Hold time when SCLA0 = "L"	tLOW		4.7	-	1.3	-	0.5	-	μs
Hold time when SCLA0 = "H"	tHIGH		4.0	-	0.6	-	0.26	-	μs
Data setup time(reception)	tSU: DAT		250	-	100	-	50	-	ns
Data hold time(transmission) Note 2	tHD: DAT		0	3.45	0	0.9	0	-	μs
Setup time of stop condition	tSU: STO		4.0	-	0.6	-	0.26	-	μs
Bus-free time	tBUF		4.7	-	1.3	-	0.5	-	μs

 $(T_A = -20 \text{ to } +85 \text{ °C}, 4.0 \text{ V} \leq \text{VCC} \leq 25 \text{ V}, \text{VREG2} = 3.3 \text{ V}, \text{GND0} = \text{GND1} = 0 \text{ V})$ 


Notes 1. The first clock pulse is generated after this period when start/restart condition is detected.

2. The maximum value (MAX) of  $t_{HD:DAT}$  is during normal transfer and wait state is inserted in the ACK (acknowledge) timing.

**Remark.** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: Cb = 400 pF,  $Rb = 2.7 \text{ k}\Omega$ Fast mode: Cb = 320 pF,  $Rb = 1.1 \text{ k}\Omega$ Fast mode plus: Cb = 120 pF,  $Rb = 1.1 \text{ k}\Omega$ 

IICA serial transfer timing



# 3.5.3 On-chip debug (UART)

(TA = -20 to +85 °C, 4.0 V $\leq$ VCC $\leq$ 25 V, VREG2 = 3.3 V, GND0 = GND1 = 0 V)

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Transmission rate			115.2 k	-	1 M	bps

# 3.5.4 Interrupt

(TA = -20 to +85 °C, 4.0 V $\leq$ VCC $\leq$ 25 V, VREG2 = 3.3 V, GND0 = GND1 = 0 V )

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Interrupt input high-level width ,low-level widthe	tinth, tintl	INTPO, INTP5	1	-	-	μs

# 3.6 Analog front end characteristics

## 3.6.1 A/D converte characteristics

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Resolution	-		-	15	-	Bit
Input voltage range	-		0	-	VREG1	V
Intefral non-linearity error	-		-	-	±16	LSB
Conversion result(zero input) Note	-	VI=GND0	-	3266	-	LSB
Temperature dependency (zero input)	-	VI=GND0	-0.24	-	+0.24	LSB/°C
Conversion result (full-scale input) <sup>Note</sup>	-	VI= VREG1	-	29453	-	LSB
Temperature dependency (full-scale input)	-	VI= VREG1	-0.24	-	+0.24	LSB/°C
AN port input current	II (AD)		-	2.0	-	μΑ

 $(T_A = -20 \text{ to } +85 \text{ °C}, 4.0 \text{ V} \le \text{VCC} \le 25 \text{ V}, \text{VREG2} = 3.3 \text{ V}, \text{VREG1} = 1.8\text{V}, \text{GND0} = \text{GND1} = 0 \text{ V})$ 

**Note.** This value of A/D conversion result is a decimal value.

# 3.6.2 Current integrating circuit characteristics

 $(T_A = -20 \text{ to } +85 \text{ °C}, 4.0 \text{ V} \leq \text{VCC} \leq 25 \text{ V}, \text{ VREG2} = 3.3 \text{ V}, \text{GND0} = \text{GND1} = 0 \text{ V})$ 

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Resolution	-		-	18	-	bit
Input voltage range	-	ISENS1-ISENS0 Sensing resistor: 5 mΩ	-0.1	-	0.1	V
Conversion time	-	f1=4,194,304 Hz	-	(250)	-	ms
Integral non-linearity error	-		-	-	0.02	%FSR
ISENS0, ISENS1 Input current	II (CC)		-	0.2	-	μΑ

**Remark.** The parehthetical values are for reference.

#### 3.6.3 Overcurrent detection circuit characteristics

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Discharge short-circuit current 1	-		-	-	±50	mV
detection voltage error						
Discharge short-circuit current 2	-	25 mV to 100 mV setting	-	-	±12.5	mV
detection voltage error		125 mV to 250 mV setting	-	-	±25	mV
Discharge overcurrent detection	-	25 mV to 50mV setting	-	-	±10	mV
voltage error		55 mV to 100 mV setting	-	-	±25	mV
Charge overcurrent detection	-	-25 mV to -100 mV setting	-	-	±10	mV
voltage error		-125 mV to -250 mVsetting	-	-	±25	mV
Wakeup current detection	-	Discharge side,	4.0	5.0	6.0	mV
voltage error Note1,Note2		10 times mode				
		±1A detection				
		sense resistance $5m\Omega$				
Turbo boost current detection error <sup>Note2</sup>	-	10 times mode	4.0	5.0	6.0	mV
		±1A detection				
		sense resistance $5m\Omega$				
Dischage short-circuit current 1	-		0	-	30.5	μs
detection time error						
Dischage short-circuit current 2	-		0	-	30.5	μs
detection time error						
Discharge overcurrent detection	-		0	-	30.5	μs
time error						
Charge overcurrent detection	-		0	-	30.5	μs
time error						
Wakeup current detection time	-		58.6	-	62.5	ms
Error Note						

(TA = -20 to +85 °C,  $4.0 \text{ V} \leq \text{VCC} \leq 25 \text{ V}$ , VREG2 = 3.3 V, GND0 = GND1 = 0 V )

Note1. It is applied both to Charge wakeup detection and Discharge wakeup detection.

**Note2.** The error in the case where the calibration at each temperature. It does not include the error due to the temperature characteristics of the detection circuit.

# 3.6.4 Series regulator circuit characteristics

 $(T_A = 25 \ ^\circ C, VCC = 14 \ V, GND0 = GND1 = 0 \ V)$ 

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Output voltage	Vreg2o	VCC=14 V, Io=50 µA, after trimming	-	(3.3)	-	V
Drive current	VR2d	Vcc=VIN4≧4.0 V,VREG2≧3.0 V	20	-	-	mA
Output voltage(VREG1)	Vreg1o	VCC=14V,Io=10µA,after trimming	1.755	-	1.845	V

**Note.** The sum of the I/O port High-level output current of the MCU of the operating current must be less than the drive current capability.

**Remark.** The parenthetical value is for reference.

# 3.6.5 Battery voltage detection circuit characteristics

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Offset voltage	Voff	VCC=VIN4≧2.0 V x (number of Battery cells)	-	(100)	-	mV
Voltage gain (VIN1 to 4)	Gamp1	VCC=VIN4≧2.0 V x (number of Battery cells)	-	(0.28)	-	times
Voltage gain (VIN12)	Gamp2	VCC=VIN4≧2.0 V x (number of Battery cells)	-	(0.06)	-	times
Maximum detection battery voltage (VIN1 to 4)	Vmo_max1		5.0	(6.0)	-	V
Maximum detection voltage (VIN12)	Vmo_max2		25.0	-	-	V
Input voltage	-	VIN4	0	-	25	v
	-	VIN3, VIN2, VIN1	0	-	VIN4	v
	-	VIN4-VIN3, VIN3-VIN2, VIN2-VIN1, VIN1-GND	0	-	5	v
	-	VIN12	0	-	25	v

 $(T_A = 25 \ ^{\circ}C, \ VCC = 14 \ V, \ GND0 = GND1 = 0 \ V \ )$ 

**Remark.** The parenthetical value is for reference.


# 3.6.6 Charge/discharge FET control circuit characteristics


Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
CFOUT H output voltage	VFETONC1	CFOUT-VBAT, 4.0 V $\leq$ VCC $<$ 6.0 V, RL=10M $\Omega$	4	(7)	12	V
	VFETONC2	CFOUT-VBAT, 6.0 V $\leq$ VCC, RL=10M $\Omega$	9	(10)	12	V
CFOUT L output voltage	VFETOFFC	CFOUT-VBAT, VBAT=14 V, RL=10MΩ	-	(0)	0.2	V
CFOUT control time	trCF1	Lo (VBAT)→Hi (VBAT+4 V), CL=4700 pF, 4.0 V≦VCC<6.0 V	-	(1000)	3000	μs
	trCF2	Lo (VBAT)→Hi (VBAT+4 V), CL=4700 pF, 6.0 V≦VCC	-	(200)	600	μs
	tfCF	Hi (VBAT+4 V) $\rightarrow$ Lo (VBAT+1 V), CL=4700 pF	-	(80)	200	μs
DFOUT H output voltage	VFETOND1	DFOUT-VIN12, 4.0 V $\leq$ VCC $<$ 6.0 V, RL=10M $\Omega$	4	(7)	12	V
	VFETOND2	DFOUT-VIN12, 6.0 V $\leq$ VCC, RL=10M $\Omega$	9	(10)	12	V
DFOUT L output voltage	VFETOFFD	DFOUT-VIN12, VIN12=14 V, RL=10MΩ	-	(0)	0.2	V
DFOUT control time	trDF1	Lo (VIN12) $\rightarrow$ Hi (VIN12+4 V), CL=4700 pF, 4.0 V $\leq$ VCC $<$ 6.0 V	-	(1000)	3000	μs
	trDF2	Lo (VIN12) → Hi (VIN12+4 V), CL=4700 pF, 6.0 V $\leq$ VCC	-	(200)	600	μs
	tfDF	Hi (VIN12+4 V) $\rightarrow$ Lo (VIN12), CL=4700 pF External constant of VIN12: C=0.01 $\mu$ F, R=10 k $\Omega$	-	(250)	400	μs


 $(T_A = 25 \text{ °C}, \text{ VCC} = 14 \text{ V}, \text{ GND0} = \text{GND1} = 0 \text{ V})$ 

**Remark.** The parenthetical value is for reference.

CFOUT output timing characteristic







# 3.6.7 Conditioning circuit characteristics

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
1cell ON resistance	RON1	VCC=VBAT=VIN4=14 V, VIN3=10.5 V, VIN2=7 V, VIN1=3.5 V 1cell conditioning SW: ON	-	(500)	-	Ω
2cell ON resistance	RON2	VCC=VBAT= VIN4=14 V, VIN3=10.5 V, VIN2=7 V, VIN1=3.5 V 2cell conditioning SW: ON	-	(500)	-	Ω
3cell ON resistance	RON3	VCC=VBAT= VIN4=14 V, VIN3=10.5 V, VIN2=7 V, VIN1=3.5 V 3cell conditioning SW: ON		(500)	-	Ω
4cell ON resistance	RON4	VCC=VBAT= VIN4=14 V, VIN3=10.5 V, VIN2=7 V, VIN1=3.5 V 4cell conditioning SW: ON	-	(500)	-	Ω

(T<sub>A</sub> = 25 °C, VCC = 14 V, GND0 = GND1 = 0 V)

**Remark.** The parenthetical value is for reference.

# 3.7 Flash memory programming characteristics

(TA = -20 to +85 °C, 4.0 V $\leq$ VCC $\leq$ 25 V, VREG2 = 3.3 V, GND0 = GND1 = 0 V)

Item	Symbo l	Condition		MIN.	TYP.	MAX.	Unit
Number of code flash rewrites <sup>Note1,2,3</sup>	Cerwt	Retained for 20 years	T <sub>a</sub> =85°C	1,000	-	-	times
Number of data flash rewrites <sup>Note1,2,3,</sup>		Retained for 1 years	$T_a=25^{\circ}C$	-	1,000,000	-	
rewrites: (do1,2,2),		Retained for 5 years	T <sub>a</sub> =85°C	100,000			
		Retained for 20 years	T <sub>a</sub> =85°C	10,000	-	-	

**Note1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until rewrite after the rewrite.

Note2. When using flash memory programmer and Renesas Electronics self programming library.


Note3. The one that shows the characteristics of the flash memory, this characteristic is the result of the reliability test.

## 4. Function Description

### 4.1 Overview

RAJ240045 is Renesas Battery Management IC which incorporates advanced battery fuel gauge features such as primary and secondary protection, voltage and current measurement, current integration, host communication interface and etc. RAJ240045 product consists of MCU block and AFE block in a single package and accomplish redundant protection mechanism by independent two blocks. Fuel gauge control firmware and data are stored in embedded flash memory and controls embedded analog and digital hardware circuits to achieve optimum battery management operation including high accuracy remaining capacity estimation and battery safety.


# 4.2 System block diagram



Simplified System Block Diagram

**Note** This example of a peripheral circuit does not guarantee the operation of this IC.Evaluate the operation adequately with actual applications, and then determine the circuits and constants.


## 4.3 MCU Block Diagram



#### **MCU Internal Block Diagram**

- Notes 1. P05, P06, P30, P31, P70 to P76 are connected to AFE chip in the package. And do not connected to any pin. 2. P60/SDAA0 is connected to SDA pin and P61/SCLA0 is connected to SCL pin respectively.
  - 3. Each interrupt request of AFE are assigned P05/INTP10, P06/INTP11. To use external interrupt function of P05, P06(INTP10, INTP11), it set the PI0R01 bit in the PI0R0 register to 1 and it's enabled peripheral I/O re-direction function. When setting the PI0R01 bit to 1, P16, P17 can be used as UART function(RxD0, TxD0)

# 4.4 AFE Block Diagram



#### **AFE Inernal Block Diagram**

#### 4.5 Feature List

Note following function overview is when setting peripheral I/O re-direction register 0 (PIOR0) to 02H".

(1/2)

Item		Description					
Code flash memory		64 KB					
Data Flash memory		4 KB					
RAM	-	4 KB					
Main system cloc	k High speed on-chip	High speed operation:1 to 32 MHz					
	Oscillator clock(fIH)	Low speed operation:1 to 8 MHz					
Low speed on-ch	p oscillator clock	15 kHz (TYP.)					
General purpose	register	8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 banks)					
minimum instruc	tion execution time	$0.03125 \ \mu s$ (Internal high speed oscillation clock:fIH = 32 MHz)					
Instruction set		• data transmission (8/16 bits)					
		Addition and subtraction/logical operations (8/16 bits)					
		• Multiplication (8×8 bits,16×16 bits),Division (16÷16 bits,32÷32 bits)					
		• Rotate, barrel shift, bit manipulation (set, reset, test, Boolean operation) etc					
I/O Port C	MOS input/output	6					
C	MOS input	2					
$\mathbf{I}^2$	C bus input/output	2					
Н	igh voltage port	Output only: 1					
		Input only: 1					
Timer 1	5 bits timer	5 channels (TAU: 4 channels, Timer RD: 1 channel)					
W	atchdog timer	1 channel					
1	2 bits interval timer	1 channel					
Serial interface		• UART: 1 channel					
		• CSI: 1 channel/simple I <sup>2</sup> C: 1 channel					
_		CSI: 1 channel					
I <sup>2</sup>	C bus	1 channel					
	nternal	17					
interrupt source External		8 (6 sources is connected to AFE in the chip)					
Reset		<ul><li>reset by RESET pin (reset circuit output of AFE,connect to RESETOUT)</li><li>internal reset by watchdog timer</li></ul>					
		• internal reset by illegal instruction execution Note 1					
		• internal reset by RAM parity error					
		internal reset by illegal memory access					
On-chip	debug function	Support					

Note 1 : It occurs when executes instruction code of "FFH". Reset by illegal instruction execution is not occurred emulation by on-chip debug emulator.

Item Description PWM 8 bits×1 15 bits resolution ( $\Delta\Sigma$  method) ×2 channels + internal 5 channels A/D converter Current integrating circuit l channel:18 bits resolution Current integrating circuit for l channel:11 bits resolution impedance measurement discharge short-circuit current detection 1, Overcurrent detection circuit discharge short-circuit current detection 2, discharge overcurrent detection, charge overcurrent detection, wake-up current detection (discharge, charge), turbo boost current detection Simple temperature sensor l channel Charge/Discharge FET controlNchFET driver for charge control circuit NchFET driver for discharge control Battery voltage detection circuit Battery voltage gain:0.28 times Offset voltage:0.1 V Pack+ voltage detection circuit Battery Pack+ pin monitor gain:0.06 times Fuse control function Fuse control circuit Series regulator<sup>Note1</sup> VREG2: power supply for MCU (3.3 V) High accuracy VREG1(CREG1 pin): A/D converter, current integrating circuit (1.8 V) Power supply Reset circuit Series regulator output monitoring (VREG1, VREG2) Conditioning circuit 4 cell support (On-resistor:  $500\Omega$ ) MCU runaway detection circuit 20 bits  $\times 1(2 / 4 / 8 [s])$  to be selected) On-chip oscillator<sup>Note2</sup> 4.194 MHz (TYP.) AFE timer 2 channels AFE timer A (setting range: 125 ms to 64 s) AFE timer B (setting range: 30.52 us to 125 ms) Serial input/output interface Communication between AFE and MCU (4-wire) Power supply voltage VCC=4.0 to 25 V

**Note1**. Series regulator stabilization time is 10ms after AFE power on.

Operation ambient temperature

Package

Note2. 2ms wait is need for stabilization after On-chip oscilator is started.

20 to 85 [degree]

32 pin QFN

(2/2)

# 4.6 Feature Description

## 4.6.1 ADC Circuit

15-bit delta-sigma ADC is implemented to measure instantaneous analog signal levels, such as voltage, current, temperature and etc. The multiplexer selects one of 7 channels to measure each signal. Appropriate channel of the multiplexer must be selected to measure desirable analog signal. ADC conversion results are stored in A/D data registers after the conversion.

ADC circuit block has a feature to execute multiple ADC conversions automatically. The multiplexer selects designated channel and ADC conversions are executed as specified in ADC automatic mode control register. An interrupt is asserted upon ADC conversion and the conversion result is stored in A/D data registers periodically.

Impedance measurement mode for Turbo-boost is an optional feature to measure voltage and current simultaneously. This optional feature was designed to measure battery impedance upon Turbo-boost operation and to calculate available maximum power.

Table 4-1 A/D converter performance shows A/D converter performance, Figure 4-1 Block Diagram of A/D Converter shows Block Diagram of A/D Converter.


Item	Performance			
A/D conversion method	ΔΣ conversion			
Analog input voltage	0 V to VREG1			
Operating clock φAD	fOCO divided by 4: 1.048576 MHz			
	(fOCO=AFE on-chip oscillator)			
Resolution	15 bits			
Conversion accuracy	Integral non-linearity error : ±16 LSB			
Analog input channel	AN0, AN1			
	Battery voltage detection circuit output (AO)			
	Simple temperature sensor			
	VREG1, VREGpull, GND			
A/D conversion start condition	Software trigger			
Conversion rate per pin	1024 ΦAD cycles: 1 ms mode <sup>Note</sup>			
	2048 ΦAD cycles: 2 ms mode <sup>Note</sup>			
	4096 ΦAD cycles: 4 ms mode <sup>Note</sup>			
	8192 ΦAD cycles: 8 ms mode <sup>Note</sup>			

#### Table 4-1 A/D converter performance

Note

One of the modes is selected by the bits ADTIME0 to ADTIME1 in the ADCON1 register.

Figure 4-1 Block Diagram of A/D Converter



GND GND

VREG1<sup>[]</sup> High accuracy internal power supply for A/D <sup>[]</sup> 1.8V<sup>[]</sup> Equivalent to CREG1 terminal output voltage <sup>[]</sup> AO<sup>[]</sup> Output of Battery voltage detection circuit

Dedicated multiplexer provides 7 channels for A/D conversion to measure signal voltage level. Select "battery voltage detect circuit output (AO)" and configure battery voltage detection circuit of AFE to measure battery voltage levels. A/D converter multiplexer selection and conversion period can be configured in following registers.

#### AD control register (ADCON)

This register can control A/D converter operation enable, A/D conversion start, current integrating for impedance measurement operation enable and also can select a channel of AD conversion.

ADCON register can access by sending or receiving serial data to serial input-output interface using 3-wire serial I/O of MCU (CSI21). The register value is 00H by a reset signal from reset circuit

#### Figure 4-2 AD control register (ADCON) format

AFE address: 50H After Reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
ADCON	ADST	ADSLP	IMPST	0	ADSEL3	ADSEL2	ADSEL1	ADSEL0

ADSEL3	ADSEL 2	ADSEL 1	ADSEL 0	Select a channel of A/D conversion
0	0	0	0	ANO
0	0	0	1	AN1
0	0	1	0	Setting prohibited
0	0	1	1	Setting prohibited
0	1	0	0	Setting prohibited
0	1	0	1	Setting prohibited
0	1	1	0	Battery voltage detect circuit output (AO)

0	1	1	1	Sample temperature sensor
1	0	0	0	Setting prohibited
1	0	0	1	Setting prohibited
1	0	1	0	GND0 Note 2
1	0	1	1	CREG1 Note 3
1	1	0	0	Setting prohibited
1	1	0	1	VREG1_pull <sup>Note 4</sup>
1	1	1	0	Setting prohibited
1	1	1	1	Setting prohibited

IMPST	Current integrating for impedance measurement operation start control
0	Stop
1	Start

ADSLP	A/D conversion operation enable Note 5			
0	Disable			
1	Enable			

ADST	A/D conversion operation control Notes 1, 5			
0	Stop			
1	Start			

**Note 1.** This bit is automatically 0 after A/D conversion is completed. If repeat operation, set 1 to this bit after written 0.

Note 2. This one is used as reference GND (GND0 pin, 0 V) of A/D converter

Note 3. This one is used as reference internal power (CREG1 pin 1.8 V) of A/D converter

Note 4. This is used as internal power for thermistor pull-up resistor

Note 5. When ADSLP bit and ADST bit set 1 simultaneously AD conversion starts 60[us] later.

### AD control register 1 (ADCON1)

This register can select a A/D conversion time. And also can select current integrating circuit

for impedance measurement conversion time at the same time.

ADCON1 register can access by sending or receiving serial data to serial input-output interface using 3-wire serial I/O of MCU (CSI21).

The register value is 00H by a reset signal from reset circuit

Figure 4-3 AD control register 1 (ADCON1) format

AFE address: 51H After Reset: 00H R/W


Symbol	7	6	5	4	3	2	1	0
ADCON1	0	0	0	0	0	0	ADTIME1	ADTIME0

ADTIME1	ADTIME0	A/D conversion time
0	0	1 ms
0	1	2 ms
1	0	4 ms
1	1	8 ms

### 4.6.2 Battery Voltage detection circuit

The battery voltage detection circuit can detect the battery cell voltage and the voltage of the Pack + pin. Input signals can be selected by setting VBSE0 to VBSE3 bits in the VBSE register and are connected to A/D conveter input. This signal can be measured an analog value attenuated by a predetermined gain using A/D converter by selecting "Battery voltage detect circuit output (AO)" A/D converter multiplexer.

Figure 4-4 Block Diagram of Battery Voltage detection circuit shows the Block Diagram of Battery Voltage detection circuit



#### Figure 4-4 Block Diagram of Battery Voltage detection circuit

### Analog output control Register (VBSE)

This register can be selected an analog output of battery voltage detection circuit that output to A/D converter.

VBSE register can access by sending or receiving serial data to serial input-output interface using 3-wire serial I/O of MCU (CSI21).

The register value is 00H by a reset signal from reset circuit.

Figure 4-5	Analog output	control Register	(VBSE) format

AFE address: 02H	After reset: 0	0H R/W						
Symbol	7	6	5	4	3	2	1	0
VBSE	0	0	0	0	VBSE3	VBSE 2	VBSE 1	VBSE 0

VBSE3	VBSE 2	VBSE 1	VBSE 0	Battery voltage detection circuit output
0	0	0	0	HiZ output
0	0	0	1	VBAT1 output
0	0	1	0	VBAT2 output
0	0	1	1	VBAT3 output
0	1	0	0	VBAT4 output
0	1	0	1	Setting prohibited
0	1	1	0	VBAT1 offset output
0	1	1	1	VBAT2 offset output
1	0	0	0	VBAT3 offset output
1	0	0	1	VBAT4 offset output

1	0	1	0	Setting prohibited
1	0	1	1	VIN12 voltage output
1	1	0	0	VIN12 voltage offset output
1	1	0	1	SMBus I/O mode
				10 minitues timer historyNote
1	1	1	0	Setting prohibited
1	1	1	1	Setting prohibited

**Note**. After SMBus I/O mode start up,if one of the command of the Flash write-erase and read isn't received and 10 minutes passed, AFE register of VBSE(02h bit3-0) is setted to b1101 as a history of elapsed 10 minutes, software reaset is done. History of the 10 minutes had elapsed can be seen from the user program. AFE register (VBSE: 02h bit3-0) is reset to the b0000 by AFE initialization. After referring to the history of the 10 minutes had elapsed, AFE register in the user program, it is need to initialize to (VBSE 02h bit3-0) the b0000. It is recommend to refer to the "RAJ240XXX flash memory SMBus input and output mode" for more information.

### 4.6.3 Current Integrating Circuit

The current integrating circuit measures the current flowing in a sense resistor by converting the potential difference across the terminals of the resistor connected between the ISENS1 and ISENS0 pins to a digital value. Analog signals are input from the ISENS1 and ISENS0 pins.

Table 4-2 Current integrating Circuit Performance list shows current integrating circuit performance.

Figure 4-6 Current integrating circuit block diagram shows current integrating circuit block diagram, Figure 4-7 Operation timing of Current integrating circuit shows operation timing of Current integrating circuit.

Item	Performance
Conversion method	ΔΣ conversion
Analog input voltage	-0.1 V to 0.1 V
Operating clock $\phi$ CC	fOCO divided by 32: 131.072 kHz (fOCO=AFE on-chip oscillator)
Resolution	18bit
Conversion accuracy	Integral non-linearity error: ±0.02 %FSR
Analog input pin	Potential difference between ISENS1 and ISENS0 pins
Conversion time per cycle	250 ms (32,768φCC cycle)

**Table 4-2 Current integrating Circuit Performance** 

Figure 4-6 Current integrating circuit block diagram





Figure 4-7 Operation timing of Current integrating circuit



### 4.6.4 Current Integration Circuit in Impedance Measurement Mode

The current integrating circuit for impedance measurement measures current of the sense resister connected between the pins ISENS1 and ISENS0 by converting the voltage of that into digital values. This circuit can measure the impedance value because it can measure the current with the A/D converter synchronously. Analog signals are input from the ISENS1 and ISENS0 pins.

Table 4-3 Current integrating Circuit for impedance Measurement Performance shows Current integrating Circuit for impedance Measurement Performance,


Figure 4-8 Current integrating circuit for impedance measurement block diagram shows current integrating circuit for impedance measurement block diagram, Figure 4-9 Operation timing of current integrating circuit for impedance measurement shows operation timing of current integrating circuit for impedance measurement.

Table 4-3 Current integrating	Circuit for impedance	Measurement Performance


Item	Performance	
Conversion method	ΔΣ conversion	
Analog input voltage	-0.1 V to 0.1 V	
Operating clock φCC	fOCO divided by 32: 131.072 kHz	
	(fOCO=AFE os-chip oscillator)	
Resolution	Conversion time 1 ms(note 1): 7 bits	
	Conversion time 2 ms(note 1): 8 bits	
	Conversion time 4 ms(note 1): 9 bits	
	Conversion time 8 ms(note 1): 10 bits	
Analog input pin	Potential difference between ISENS1 and ISENS0 pins	
Conversion time per cycle (note 1) Note	1 ms, 2 ms, 4 ms, 8 ms	

**Note** The conversion time varies with the settting of the ADTIME1 bit and the ADTIME0 bit in the ADCON1 register.

### Figure 4-8 Current integrating circuit for impedance measurement block diagram



#### Figure 4-9 Operation timing of current integrating circuit for impedance measurement



### 4.6.5 FET control circuit

The FET control circuit has two on-chip voltage step-up circuits, so that products are able to control NchFETs as switches to control charging and discharging.

#### **FET ON/OFF control**

It can control the ON/OFF of charge FET, discharge FET by setting the FETC bit, FETD bit in the FCON register to 1.

#### **Forced FET OFF Function**

When the AFE identifies an short-circuit overcurrent, overcharge, or overdischarge state,

It can turn off the FET forcibly.

Forced OFF Function of discharge FET is set the BCFETEN bit in the BCDCON register or the SCFETEN bit in the SCDCON register or the DOCFETEN bit in the DOCDCON register to 1 to enable a FET control.

Forced OFF function of charge FET is set the COCFETEN bit in the COCDCON register to 1 to enable a FET control.

The state of forced FET OFF function is judged by reading the AFECON3 register.

In discharge FET control, read the DFDATMON bit in the AFECON3 register, in charge FET control, read the CFDATMON bit in the AFECON3 register respectively.

When the DFDATMON bit is "1", the DFOUT pin becomes VIN12 level. When the CFDATMON bit is "1", the CFOUT pin becomes VBAT level

When the forced FET OFF function is available (forced OFF) the FETC bit, FETD bit in the FCON register values are invalid, it enables the forced FET OFF function control.

Table 4-4 FCON register value and relationship of the FET forced OFF function and DFOUT/CFOUT pin control list shows the relations between FCON register value and FET forced OFF function and DFOUT/CFOUT pin control.

Table 4-4 FCON register value and relationship of theFET forced OFF function and DFOUT/CFOUT pin	
control	

DFOUT control		CFOUT control			
DFDAT MON bit	FETD bit	DFOUT pin	CFDAT MON bit	FETC bit	CFOUT pin
0	0	OFF	0	0	OFF
0	1	ON	0	1	ON
1	0	VIN12	1	0	VBAT
1	1	level	1	1	level

Charge FET ON function when turbo boost current is detected

It is possible to forcibly do ON the charge FET that is OFF state when turbo boost current is detected. The charge FET forcibly ON function is enabled to set the TBCFETEN bit in the WUDCON2 register to 1

When turbo boost current detection is enabled.

#### 4.6.6 Overcurrent Detection Circuit

The overcurrent detection circuit detects overcurrent such as short-circuit current that flows through the detection. Resistor connected between pins ISENS1 and ISENS0, and turns off the battery pack charge/discharge control FET to stop charging/discharging.

The overcurrent detection circuit incorporates discharge short-circuit current circuit 1, discharge short-circuit current circuit 2, discharge overcurrent circuit, and charge overcurrent circuit, for which detection voltage and detection time can be set independently.

In addition, the overcurrent detection circuit also incorporates a wakeup current detection circuit to generate an interrupt in case a current of 200 mA to 1 A flow through the detection resistor in power-down mode where the current integrating circuit is disabled when a battery is charging or discharging. Additionally, the overcurrent detection circuit also incorporates an automatically measurement function of cell voltage, a detection circuit has function that charge FET is ON.


Analog signals are input from the ISENS1 pin.


Table 4-5 Overcurrent Detection Circuit Performance list shows Overcurrent Detection Circuit Performance, Figure 4-10 Block Diagram of Overcurrent Detection Circuit shows Block Diagram of Overcurrent Detection Circuit.

Item	Performance		
Analog input pin	ISENS1		
Operating clock	f32K (AFE on-chip oscillator divided by 128)		
Detection voltage	Discharge short-circuit current1	0.1 V to 0.8 V (0.1 V)	
Setting range	Discharge short-circuit current	25 mV to 100 mV (12.5 mV) setting range 1	
(setting interval)	2	100 mV to 250 mV (25 mV) setting range 2	
	Discharge overcurrent	25 mV to 50 mV (2.5 mV) setting range 1	
		50 mV to 100 mV (5 mV) setting range 2	
	Charge overcurrent	-25 mV to -100 mV (12.5 mV) setting range 1	
		-100 mV to -250 mV (25 mV) setting range 2	
	Wakeup current	-145 mV to 145 mV (2.5 mV)	
	Turbo boost current	-145 mV to 145 mV (2.5 mV)	
Detection time	Discharge short-circuit current1	0 μs to 427 μs (61 μs)	
Setting range	Discharge short-circuit current	0 μs to 915 μs (61 μs)	
(setting interval)	2		
	Discharge overcurrent	0.916 ms to 30.212 ms (1.95 ms)	
	Charge overcurrent	0 μs to 915 μs (61 μs)	
	Wakeup current	62.5 ms (*244 µs during calibration)	
	Turbo boost current	488 µs	
Detection voltage	Discharge short-circuit current1	±50 mV	
error	Discharge short-circuit current 2	t ±10 mV ( setting range 1) /±25 mv (setting range 2)	
	Discharge, charge overcurrent	±10 mV (setting range 1) /±25 mv (setting range 2)	
	Wakeup current	$\pm 20$ %(10 times mode, sense resistor 5m $\Omega$ , $\pm 1A$ detection)	
	Turbo boost current	$\pm 20$ %(10 times mode, sense resistor 5m $\Omega$ , $\pm 1A$ detection)	
Wakeup current	10 times, 5 times, 2 times	•	
detection circuit			
Input scaling factor			

 Table 4-5 Overcurrent Detection Circuit Performance

**Caution**. If there is the same value in both setting range 1 and 2, setting renge 1 is valid.





### 4.6.7 Series Regulator

The RAJ240045 Group incorporates a low-dropout 1.8 V and 3.3 V output series regulator. The 1.8 V regulator is used as the power source of A/D converter, current integrating circuit. The 3.3 V regulator is used as 3.3 V power supply.

Figure 4-11 Block Diagram of Series Regulator shows the Block Diagram of Series Regulator.

Pch MOS transistors are used for output control. No external resistor or equivalent is required because output voltages are adjusted in the IC.

Attach a 2.2 µF capacitor to the VREG2 output and a 1.0 µF capacitor to the VREG1

to suppress input and load fluctuations.

The settling time after input, output, and load fluctuations should be 10 ms as a standard value.




Figure 4-11 Block Diagram of Series Regulator

### 4.6.8 Reset Circuit

The reset circuit makes RESETOUT pin H level or L level by an output of power-on reset circuit or a reset request from MCU runaway detection circuit.

The reset circuit monitors 3.3 V and 1.8 V output voltage of the regulator circuit (VREG2, VREG1).


When the reset circuit detects voltage more than the reference value RESETOUT pin output becomes high level. When the reset circuit detects voltage lower than the reference value, the RESETOUT pin output signal becomes low level.

The reset circuit comprises comparators, a reference voltage, a Delay circuit, bleeder resistors, and N-ch transistor.

The reset circuit output is N-ch transistor, RESETOUT output is high or low level depend on pull-up resistor builtin RESETOUT pin. The reset circuit provides hysteresis for the detection voltage and the cancel voltage. RESETOUT pin connect to RESET pin internally. Figure 4-12 Block Diagram of Reset circuit shows the Block

Diagram of Reset circuit.

### Figure 4-12 Block Diagram of Reset circuit



### 4.6.9 Serial Interface IICA

Serial interface IICA has the following three modes.

#### (1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

### (2) I<sup>2</sup>C bus mode (multimaster supported)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCLA0) line and a serial data bus (SDAA0) line.


This mode complies with the  $I^2C$  bus format and the master device can generated "start condition", "address", "transfer direction specification", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received status and data by hardware. This function can simplify the part of application program that controls the  $I^2C$  bus.


Since the SCLA0 and SDAA0 pins are used for open drain outputs, serial interface IICA requires pull-up resistors for the serial clock line and the serial data bus line.

#### (3) Wakeup mode

The STOP mode can be released by generating an interrupt request signal (INTIICA0) when an extension code from the master device or a local address has been received while in STOP mode. This can be set by using the WUP0 bit of IICA control register 01 (IICCTL01).

Figure 4-13 Block Diagram of Serial Interface IICA shows a block diagram of serial interface IICA.





### 4.6.10 Serial Array Unit

Serial array unit has four serial channels. Each channel can achieve 3-wire serial (CSI), UART, and simplified I<sup>2</sup>C communication.

### (1) 3 wire serial I/O (CSI11, CSI21)

Data is transmitted or received in synchronization with the serial clock (SCK) output from the master channel.

3-wire serial communication is clocked communication performed by using three communication lines: one for the serial clock ( $\overline{SCK}$ ), one for transmitting serial data (SO), one for receiving serial data (SI).

#### [Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable
- Level setting of transmit/receive data

#### [Clock control]

- Master/slave selection
- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate
  - During master communication: Max. fcLk/4 Note
  - During slave communication: Max. fMCK/6 Note

#### [Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- [Error detection flag]
  - Overrun error

#### It cannot be corresponding to SNOOZE mode in this product.

Note Use the clocks within a range satisfying the SCK cycle time (tkcy) characteristics (see 3 ELECTRICAL SPECIFICATIONS).

#### (2) UART (UART0)

This is a start-stop synchronization function using two lines: serial data transmission (TxD) and serial data reception (RxD) lines. By using these two communication lines, each data frame, which consist of a start bit, data, parity bit, and stop bit, is transferred asynchronously (using the internal baud rate) between the microcontroller and the other communication party. Full-duplex UART communication can be performed by using a channel dedicated to transmission (even-numbered channel) and a channel dedicated to reception (odd-numbered channel). The LIN-bus can be implemented by using timer array unit with an external interrupt (INTPO).

#### [Data transmission/reception]

- Data length of 7, 8, or 9 bits
- Select the MSB/LSB first
- Level setting of transmit/receive data and select of reverse
- Parity bit appending and parity check functions
- Stop bit appending

#### [Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- Error interrupt in case of framing error, parity error, or overrun error

#### [Error detection flag]

• Framing error, parity error, or overrun error

It cannot be corresponding to LIN-bus and SNOOZE mode in this product.

#### (3) Simplified I<sup>2</sup>C (IIC11)

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This simplified  $I^2C$  is designed for single communication with a device such as EEPROM, flash memory, or A/D converter, and therefore, it functions only as a master.

Make sure by using software, as well as operating the control registers, that the AC specifications of the start and stop conditions are observed.

#### [Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output function and ACK detection function
- Data length of 8 bits (When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- Manual generation of start condition and stop condition

#### [Interrupt function]

• Transfer end interrupt

#### [Error detection flag]

• Parity error (ACK error), or overrun error

#### [Functions not supported by simplified I<sup>2</sup>C]

- Slave transmission, slave reception
- Arbitration loss detection function
- Wait detection functions


### 4.6.11 Conditioning circuit

The conditioning circuit is equipped with a function to internally discharge each cell of the battery connected. This function can decrease the voltage of an overcharged battery, which increases the safety of the battery pack. In addition, voltages between connected battery cells can be the same voltage, allowing full charge of all cells. This enables the battery pack to be used for a long period. The MCU selects a cell for self-discharge. Conditioning control is enabled by controlling the switches with the serial data from the MCU.

The conditioning circuit comprises MOS switches and logic circuit. Any battery cell (Vcell1 to Vcell4) can be set for self-discharge by setting the CDRON0 to CDRON 3 bit in the COND register.

Figure 4-14 Block Diagram of Conditioning Circuit shows the Block Diagram of Conditioning Circuit.

#### Figure 4-14 Block Diagram of Conditioning Circuit



### 4.6.12 Fuse control circuit

The fuse control circuit is used for a system controlling a fuse used for cutting charge/discharge path at the time of the abnormality. In addition, this fuse control circuit is able to read the failure mode identification register data from MCU after the fuse was cut off. It is possible to identify the failure mode.

Figure 4-15 Example for the Fuse Control System shows Example for the Fuse Control System.

#### (1) Fuse control

When abnormal state is detected by MCU write the FUSECUT0, FUSECUT1 bit in the AFECON2 register to 11b, FUSEOUT pin becomes High level, and turn on the fuse cutting FET.

#### (2) The failure mode identification

It can read a state of FUSEOUT pin by reading the FUSEMON bit in the AFECON3 register.

The FUSEOUT pin becomes HiZ level when VCC level output can't be controlled by fuse control function. Therefore it can detect a state that the fuse cutting FET is ON by the fuse cutting FET by reading the FUSEMON bit.


Input of FUSEOUT pin connects to P06/INTP11 of MCU internally, when FUSEOUT pin becomes VCC level it can detect external interrupt of MCU.

By INTP11 interrupt during fuse cut off, write the values of FUSECUT0, FUSECUT1, FUSEMON bit in the flash memory. To read that written data from flash memory after fuse was cut off, it is possible to identify the failure mode.

The Interrupt request pin of FUSEOUT that connects to P06/INTP11 of MCU internally is the INT\_AFE\_ANL (abnormal interrupt).

**Note.** INT\_AFE\_ANL is shared many AFE causes of interrupt. Therefore, confirm a cause of FUSEOUT pin by reading the FUSEIR bit in the INTIR register.

#### Figure 4-15 Example for the Fuse Control System




### 4.6.13 High voltage port

This product contains the high voltage port. Mounted high voltage port in this product is SYSIN pin.

SYSIN pin is able to use as input pin of system presence function which is recognized to connect up battery pack to main system.

SYSIN pin output connects P30/INTP3 of MCU in package, when L level inputs it can detect external interrupt(INTP3). Figure 4-16 Block diagram of SYSIN pin shows Block diagram of SYSIN pin.

#### Figure 4-16 Block diagram of SYSIN pin



### 4.6.14 MCU runaway detection Circuit

MCU runaway detection circuit can be detected a MCU runaway. It can be monitoring CPU runaway independently of MCU watchdog timer.

MCU runaway detection circuit comprises pre-scaler to be divided AFE on-chip oscillator and 16 bits counter. It can be selected the overflow time from 2, 4, 8 [s]


Table 4-6 MCU runaway detection circuit specification list shows MCU runaway detection circuit specification, Figure 4-17 Block Diagram of MCU runaway detection circuit shows Block Diagram of MCU runaway detection circuit.

Item	Specification	
Overflow time	2, 4, 8 [s]	
Count source	AFE on-chip oscillator divided by 4	
Counter bit length	19 bits	
Operation of the overflow	(1)overflow for first time	
	set the WDTIR bit to 1	
	(2)Overflow for second time	
	when the MTRSEL bit is "0"	
	<ul> <li>clear the FETC bit and the FETD bit to 0</li> </ul>	
	when the MTRSEL bit is "1"	
	<ul> <li>clear the FETC bit and the FETD bit to 0</li> </ul>	
	<ul> <li>MCU runaway detection reset is generated.</li> </ul>	
Refresh conditions	<ul> <li>P76 of MCU is applied to H pulse to WDTIN pin <sup>Note</sup>.</li> </ul>	
	Power-on reset	
	Overflow time change	

Table 4-6 MCU runaway detection circuit specification

**Note** the P76 of MCU is connected to WDTIN inside package. Also the WDTIN incorporated the pull-down resistor.

### Figure 4-17 Block Diagram of MCU runaway detection circuit



MTTIME1, MTTIME0, MTRFRSH:Bit of AWDTCON register FCON:FET driver control register WDTIN:Refresh signal input (The contact port between MCU and AFE).

# 5. Application Guideline


# 5.1 Typical Application Specification

Typical specification example of Li-ION battery management unit is shown below.

Battery cell assemb	ly : 4S1P (4 cells in series and 1 cell in parallel)	
Host interface	: System Management Bus (SMBus) Specification, version 1.1.	
Primary protection	: charge FET and discharge FET	
Secondary protection	: Fuse blow by FGIC (RAJ240045) or a secondary protection device.	
RSOC display	: 4 LEDs	
Connector pins :		
Pack+	Positive battery pack terminal	
SMC	SMBus clock	
SMD	SMBus data	
B/I	Battery insertion detection	
Pack-	Negative battery pack terminal	
External reverse charge protection circuit		
Battery temperature measurement with two thermisters		

# 5.2 Typical Application Circuit


**Typical Application Circuit Schematic** 



## 5.3 Circuit Design Guildeline


### 5.3.1 Cell voltage monitor circuit

- Provide input filter independently for RAJ240045 and 2nd protection IC.
- Place resistors around 1kohm to VIN1 VIN4 as they works also as surge protection. 0.22uF is recommended for C1-C4, so cut-off frequency become 0.7KHz with 1kohm.
- Higher cut-off frequency can be set if it's OK with voltage detection accuracy.



### 5.3.2 Charger connect detection circuit


- R17 plays a role for current limit when charger is reverse-charged. 10kohm is recommendable, but when it is too large, charger connect detection circuit may operate erroneously.
- C19 works for stable charger connect detection and D-FET boost operation. 0.01uF is recommendable. If it is too large, OFF time when short-circuited will be long, if it is too small, boosted voltage may fluctuate.



### 5.3.3 Current monitor

• Potential difference on sense resistor is monitored by current integration circuit.

- Put Low Pass Filter (100 ohm, 0.1uF) for input stage.
- · Sense traces should be shielded for detecting small voltage difference.



### 5.3.4 Fuse control


SPC is used for fuse.

The fuse is blown by the following three paths.

1. RAJ240045 drives FUSEOUT pin high to make Q4 ON.


2. When 2nd protection IC detects overcharge voltage, CO becomes high to make Q4 ON.

3. When posistor resistance becomes large by high temperature, CTL of 2nd protection IC becomes high to make CO high, then to make Q4 ON.



### 5.3.5 Protection FET control


- · Q3 is located between gate and source of Q1 to make D-FET off when charger is reversely connected.
- R22 is for Q3 gate protection. (1kohm is recommended.)
- R18/R20 are for gate protection and C-FET/D-FET noise reduction. (2K ohms is recommended.)
- R19/R21 are for fixing C-FET/D-FET gate voltage when FET is off. 10M ohms is recommended to prevent voltage drop.



### 5.3.6 Thermistor

.

ADC voltage measurement pins (AN0/AN1) are provided for thermistor use.



### 5.3.7 System presence


Connect R8 (330 ohm) and R11 (200 ohm) for ESD protection at SYSIN input.

Connect zener diode to protect against short-circuit with Pack+.

Zener diode must be the one with its zener voltage less than 6.5V, an absolute maximum rating of VDD2. Recommended : HZD6.2Z4 (Renesas)

### 5.3.8 Communication line


- Put 330mohm (resistor R6/R7) at input stage of SCL/SDA.
- Connect zener diode for protection against short-circuit with Pack+, and connect 1Mohm (R26/R27) between R6/R7 and D-GND to pull down communication line when battery pack is disconnected from system.



### 5.3.9 Power supply path

Power supply is provided to VCC through the following two paths.


- 1. Higher voltage out of battery and charger is provided as power supply.
- 2. Power supply is provided from battery side when fuse is blown.



### 5.3.10 CREG1/CREG2/REGC capacitance

The following decoupling capacitor must be located as adjacent to each terminal as possible.


- C11 : CREG1/AGND2 (1uF is recommended.)
- C12 : CREG2/AGND2 (2.2uF is recommended.)
- C13 : REGC/AGND2 (0.47uF ~ 1uF is recommended.)



## 5.4 Layout Guidelines


### 5.4.1 Summary

- · Large current patterns must be wide and short to minimize voltage drop and the heat generation.
- Bypass capacitors must be mounted as close as possible to the device VCC / VBAT and GND pins to prevent erroneous operations due to noise from power supply.
- Capacitors for voltage regulators must be located close to regulator pins to ensure loop stability and ESD tolerance.
- All IC ground must be connected to the negative terminal of battery cells except ground for communication lines..
- Communication lines must be away from small signal current sense line to prevent the input signal from being disturbed by the incoming radiation noise.
- RAJ240045 must be located away from any heat source (FET, current sense resistor and large current patterns) to minimize the influence of heat.




### 5.4.2 ESD protections on each terminal (basic policy)

- ESD applied on Pack+ terminal must be lead to the top side of the cell or to Pack- terminal through a capacitor.
- ESD applied to Pack- terminal must be lead to the GND side of the cell.
- ESD applied to communication terminals and other GPIOs must be lead to the GND side of the cell via Pack-terminal.
- The noise from PACK+ or PACK- must be lead to battery cell so that it will not interfere with RAJ240045 functions and measurements.




### 5.4.3 Pack+, Pack-

- Bypass capacitor must be placed between Pack+ and Pack-. (Countermeasure against ESD)
- Bypass capacitor must be located adjacent to Pack+, Pack-. (Minimize the ESD influence)
- · Capacitors must be placed in series. (Countermeasure against short-circuit of capacitors)
- Spark gaps at battery packs pins (Pack+, Pack-, communication and etc.) against Pack- are effective to mitigate ESD noise applied at each pins.
- Don't use tantalum capacitor. (Tantalum capacitor can end up with short-circuited failure when damaged.)




### 5.4.4 How AGND and AGND2 must be connected to the ground

- AGND and AGND2 of RAJ240045 must be connected to the one point of current detection resistor of the cell side by the pattern with an adequate width. (Prevent potential variation by large current.)
- The patterns between AGND and AGND2 must not be divided. (Keeping the GND potential of MCU and AFE equal)
- The lines from cell GND to current sensing resistor must be wide and as short as possible to avoid potential difference generated between cell GND and RAJ240045 when current flows.




### 5.4.5 Bypass capacitor between VCC and GND0

- The patterns between VCC pin and a bypass capacitor and between GND0 pin and a bypass capacitor must be as short as possible and the same in length with each other. (Countermeasure for ESD) RAJ240045 and bypass capacitors must be placed on the same side of PCB without any through-hole.
- The lines to bypass capacitor must be wide and short. (To keep bypass capacitor effective in suppressing the potential variation.)



### 5.4.6 ISENS0, ISENS1

- Two lines from current sense resistor to ISENSO, ISEN1 must be the same in width and length, and in parallel with the same space between the two lines. (Prevent erroneous detections due to noise)
- The space between lines to ISENS0 and ISENS1 must be filled up with the shielding pattern one which is connected to GND. Also, the layer on the pack side of board must also be filled up with the shielding pattern. (Prevent erroneous detections due to noise)
- There must be no unnecessary divergence between current sense resistors to ISENS0 and ISENS1. (Incoming noise from the pattern unnecessarily divergence.)
- Capacitors connected to shielding pattern are recommended to be located adjacent to RAJ240045. (Countermeasure against noise)



### 5.4.7 SMBus

- SMBus lines must be equipped with zener diodes. And it is necessary to mount resistors on the side of RAJ240045 and D-GND. (Zener diode and the resistor on the side of D-GND are for surge countermeasure, the resistor on the side of FG-IC for noise countermeasure.)
- The resistor on the side of RAJ240045 must be located as adjacent to FG-IC as possible. (Countermeasure for noise)


### 5.4.8 Unused Pins

• Unused pins are recommended to be connected to GND via resistor. (It is connected via resistor to GND against ESD. Setting low output by software prevents the terminal from becoming indefinite).

### 5.4.9 Cell GND

• The lines from cell GND to current sensing resistor must be wide and as short as possible. (To avoid potential difference generated between cell GND and RAJ240045 when current flows. Cell voltage on the side of GND can not be detected correctly when potential difference is generated.)

6. Packaging Information



# **REVISION HISTORY**

Revision	Description	Chapter
Rev1.00	Initial version.	-
Rev.1.01	Japanese font reduced	all

### Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through or website.
- Renesas Electronics dose not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third
  parties by or arising from the use of Renesas Electronics products or technical information described in the document. No license,
  express, implied, or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas
  Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in the document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for ant damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is not intended where you have failed to obtain the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is not intended where you have failed to obtain the prior written consent of Renesas Electronics at a sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrences of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any from, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by for Renesas Electronics.

#### NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to CREG2 (VREG2) or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O