

### $650V\text{-}85m\Omega\,\text{SiC}\,\text{FET}$

Rev. B, May 2023

#### DATASHEET

# UF3C065080B7S



Part Number	Package	Marking			
UF3C065080B7S	D <sup>2</sup> PAK-7L	UF3C065080B7S			



#### Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D<sup>2</sup>PAK-7L package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads , and any application requiring standard gate drive.

#### Features

- On-resistance R<sub>DS(on)</sub>: 85mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q<sub>rr</sub> = 69nC
- Low body diode V<sub>FSD</sub>: 1.54V
- Low gate charge:  $Q_G = 23nC$
- Threshold voltage V<sub>G(th)</sub>: 4.8V (typ) allowing 0 to 15V drive
- Package creepage and clearance distance > 6.1mm
- Kelvin source pin for optimized switching performance
- ESD protected, HBM class 2

#### **Typical applications**

Any controlled environment such as

- Telecom and Server Power
- Industrial power supplies
- Power factor correction modules
- Motor drives
- Induction heating





#### **Maximum Ratings**

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V <sub>DS</sub>		650	V
Gate-source voltage	V <sub>GS</sub>	DC	-25 to +25	V
Continuous drain current <sup>1</sup>		T <sub>C</sub> = 25°C	27	А
Continuous drain current	ID	T <sub>C</sub> = 100°C	20	А
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	65	А
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =2.1A	33	mJ
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	136.4	W
Maximum junction temperature	T <sub>J,max</sub>		175	°C
Operating and storage temperature	T <sub>J</sub> , T <sub>STG</sub>		-55 to 175	°C
Reflow soldering temperature	T <sub>solder</sub>	reflow MSL 3	245	°C

1. Limited by  $T_{\text{J},\text{max}}$ 

2. Pulse width  $t_p$  limited by  $T_{J,max}$ 

3. Starting  $T_J = 25^{\circ}C$ 

### **Thermal Characteristics**

Parameter	Symbol	Test Conditions		Units		
Parameter		Test Conditions	Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.83	1.1	°C/W

# QOULO

FET-Jet Calculator 😵 Buy Online 😽 Spice Models 🖌 Contact Sales

### Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

### **Typical Performance - Static**

Parameter	Cump hal	Test Conditions		11.21.			
Parameter	Symbol	lest Conditions	Min	Тур	Max		
Drain-source breakdown voltage	BV <sub>DS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =1mA	650			V	
		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C		1.3	100	٨	
Total drain leakage current	I <sub>DSS</sub>	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		10		μA	
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		6	±20	μA	
Drain-source on-resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =12V, I <sub>D</sub> =20A, T <sub>J</sub> =25°C		85	105		
		V <sub>GS</sub> =12V, I <sub>D</sub> =20A, T <sub>J</sub> =125°C		116		mΩ	
		V <sub>GS</sub> =12V, I <sub>D</sub> =20A, T <sub>J</sub> =175°C		146			
Gate threshold voltage	V <sub>G(th)</sub>	$V_{DS}$ =5V, $I_{D}$ =10mA	4	4.8	6	V	
Gate resistance	R <sub>G</sub>	f=1MHz, open drain		4.2		Ω	

#### Typical Performance - Reverse Diode

Parameter	Cump hal	Test Conditions		Units			
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
Diode continuous forward current <sup>1</sup>	ls	T <sub>C</sub> =25°C			27	A	
Diode pulse current <sup>2</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> =25°C			65	A	
Forward voltage	V <sub>FSD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =10A, T <sub>J</sub> =25°C		1.54	2	v	
i or ward voltage	• FSD	V <sub>GS</sub> =0V, I <sub>S</sub> =10A, T <sub>J</sub> =175°C		1.85		•	
Reverse recovery charge	Q <sub>rr</sub>	V <sub>R</sub> =400V, I <sub>S</sub> =20A, V <sub>GS</sub> =-5V, R <sub>G_EXT</sub> =22Ω		69		nC	
Reverse recovery time	t <sub>rr</sub>	di/dt=2000A/µs, T_=25°C		21		ns	
Reverse recovery charge	Q <sub>rr</sub>	$V_{R}$ =400V, I <sub>S</sub> =20A, $V_{GS}$ =-5V, $R_{G_{EXT}}$ =22 $\Omega$		66		nC	
Reverse recovery time	t <sub>rr</sub>	di/dt=2000A/µs, Tj=150°C		19		ns	





#### Typical Performance - Dynamic

Parameter	Symbol	Test Conditions		Value		- Units	
Farance	Jynnbol	Test Conditions	Min	Тур	Max	Offics	
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V		760			
Output capacitance	C <sub>oss</sub>	- f=100kHz -		98		pF	
Reverse transfer capacitance	C <sub>rss</sub>			1			
Effective output capacitance, energy related	$C_{oss(er)}$	$V_{DS}=0V$ to 400V, $V_{GS}=0V$		71		pF	
Effective output capacitance, time related	C <sub>oss(tr)</sub>	V <sub>DS</sub> =0V to 400V, V <sub>GS</sub> =0V		150		pF	
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V		5.7		μJ	
Total gate charge	Q <sub>G</sub>	– V <sub>DS</sub> =400V, I <sub>D</sub> =20A,		23			
Gate-drain charge	$Q_{GD}$	$V_{DS} = -5V \text{ to } 12V$		5		nC	
Gate-source charge	$Q_{GS}$	V <sub>GS</sub> = 5V to 12V		11			
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =20A, Gate		30			
Rise time	t <sub>r</sub>	Driver =-5V to +12V,		8			
Turn-off delay time	t <sub>d(off)</sub>	Turn-on $R_{G,EXT}$ =8.5 $\Omega$ ,		25		– ns	
Fall time	t <sub>f</sub>	Turn-off $R_{G,EXT}=22\Omega$		7			
Turn-on energy	E <sub>ON</sub>	<ul> <li>Inductive Load,</li> <li>FWD: same device with</li> </ul>		163			
Turn-off energy	E <sub>OFF</sub>	$V_{GS} = -5V, R_{G} = 22\Omega,$		29		μJ	
Total switching energy	E <sub>TOTAL</sub>	T_=25°C		192		_	
Turn-on delay time	t <sub>d(on)</sub>			27			
Rise time	t <sub>r</sub>	Driver =-5V to +12V,		7			
Turn-off delay time	t <sub>d(off)</sub>	Turn-on $R_{G,EXT}$ =8.5 $\Omega$ ,		26		- ns	
Fall time	t <sub>f</sub>	Turn-off $R_{G,EXT}=22\Omega$		6			
Turn-on energy	E <sub>ON</sub>	<ul> <li>Inductive Load,</li> <li>FWD: same device with</li> </ul>		144			
Turn-off energy	E <sub>OFF</sub>	$V_{GS} = -5V, R_{G} = 22\Omega,$		26		μJ	
Total switching energy	E <sub>TOTAL</sub>	T <sub>J</sub> =150°C		170		1 .	

	FET-Jet Calculator	P	Buy Online	<b>0</b> 00	Spice Models		Contact Sales		Learn More
--	-----------------------	---	---------------	-------------	-----------------	--	------------------	--	---------------

### Typical Performance Diagrams



Figure 1. Typical output characteristics at  $T_{\rm J}$  = - 55°C, tp < 250 $\mu s$ 



Figure 2. Typical output characteristics at  $T_J = 25^{\circ}C$ , tp <  $250\mu$ s



Figure 3. Typical output characteristics at T  $_{\rm J}$  = 175°C, tp < 250 $\mu s$ 



Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V and  $I_{D}$  = 20A

	FET-Jet Calculator	P	Buy Online	<u>ْ</u>	Spice Models		Contact Sales		Learn More
--	-----------------------	---	---------------	----------	-----------------	--	------------------	--	---------------



Figure 5. Typical drain-source on-resistances at  $V_{GS}$  = 12V



Figure 6. Typical transfer characteristics at  $V_{DS}$  = 5V



Figure 7. Threshold voltage vs. junction temperature at  $V_{\text{DS}}$  = 5V and  $I_{\text{D}}$  = 10mA



Figure 8. Typical gate charge at  $V_{\text{DS}}$  = 400V and  $I_{\text{D}}$  = 20A

	FET-Jet Calculator	P	Buy Online	<b>2</b> °	Spice Models		Contact Sales		Learn More
--	-----------------------	---	---------------	------------	-----------------	--	------------------	--	---------------



Figure 9. 3rd quadrant characteristics at  $T_J = -55^{\circ}C$ 



Figure 10. 3rd quadrant characteristics at  $T_J = 25^{\circ}C$ 



Figure 11. 3rd quadrant characteristics at T<sub>J</sub> = 175°C



Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS}$  = 0V



Figure 13. Typical capacitances at f = 100kHz and  $V_{GS}$  = 0V



0

25

Case Temperature, T<sub>C</sub> (°C)

Spice Models

Contact Sales

50 75 100 125 150 175

Learn

Buy Online

FET-Jet

Calculato

30

25

20

15

10

5

0

DC Drain Current, I<sub>D</sub> (A)

III



Figure 15. Total power dissipation



Figure 16. Maximum transient thermal impedance

### \_\_\_\_\_

-75 -50 -25

Datasheet: UF3C065080B79



Figure 17. Safe operation area at  $T_C$  = 25°C, D = 0, Parameter  $t_p$ 



0.7

Buy

Online

FET-Jet

Calculato

III

Spice Models

Contact Sales Learn

C

Figure 18. Clamped inductive switching energy vs. drain current at  $T_J = 25^{\circ}C$ 



Figure 19. Clamped inductive switching turn-on energy vs.  $R_{G,\text{EXT\_ON}}$ 



Figure 20. Clamped inductive switching turn-off energy vs.  $R_{G,EXT_OFF}$ 





Figure 21. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  = 400V and  $I_D$  = 20A



Learn

Figure 22. Reverse recovery charge Qrr vs. junction temperature

#### **Applications Information**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge ( $Q_{rr}$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$  will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com





#### Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.