

HI-FI STEREO AUDIO PROCESSOR; I2C-BUS

GENERAL DESCRIPTION

The TDA8425 is a monolithic bipolar integrated stereo sound circuit with a loudspeaker channel facility, digitally controlled via the I²C-bus for application in hi-fi audio and television sound.

Features

- Source and mode selector for two stereo channels
- Pseudo stereo, spatial stereo, linear stereo and forced mono switch
- Volume and balance control
- · Bass, treble and mute control
- Power supply with power-on reset

QUICK REFERENCE DATA

parameter	symbol	min.	typ.	max.	unit
Supply voltage (pin 4)	Vcc	10.8	12.0	13.2	V
Input signal handling	V _I	2		_	V
Input sensitivity full power at the output stage	V _i	_	300	_	mV
Signal plus noise-to-noise ratio	(S+N)/N	-	86	_	dB
Total harmonic distortion	THD	_	0.05	-	%
Channel separation	α	_	80	_	dB
Volume control range	G	-64	_	6	dB
Treble control range	G	-12	_	12	dB
Bass control range	G	-12	_	15	dB

PACKAGE OUTLINE

20-lead dual in-line; plastic (SOT146).




Fig. 1 Block diagram.

PINNING




Fig. 2 Pinning diagram.

FUNCTIONAL DESCRIPTION

Source selector

The input to channel 1 (CH1) and channel 2 (CH2) is determined by the source selector. The selection is made from the following AF input signals:

- IN1 L (pin 18); IN1 R (pin 20)
- IN2 L (pin 1); IN2 R (pin 3)

Mode selector

The mode selector selects between stereo, sound A and sound B (in the event of bilingual transmission) for OUT R and OUT L.

Volume control and balance

The volume control consists of two stages (left and right). In each part the gain can be adjusted between +6 dB and -64 dB in steps of 2 dB. An additional step allows an attenuation of ≥ 80 dB. Both parts can be controlled independently over the whole range, which allows the balance to be varied by controlling the volume of left and right output channels.

Linear stereo, pseudo stereo, spatial stereo and forced mono mode*

It is possible to select four modes: linear stereo, pseudo stereo, spatial stereo or forced mono. The pseudo stereo mode handles mono transmissions, the spatial stereo mode handles stereo transmissions and the forced mono can be used in the event of stereo signals.

Bass control

The bass control stage can be switched from an emphasis of 15 dB to an attenuation of 12 dB for low frequencies in steps of 3 dB.

* During forced mono mode the pseudo stereo mode cannot be used.

Treble control

The treble control stage can be switched from $+ 12 \, dB$ to $-12 \, dB$ in steps of 3 dB.

Bias and power supply

The TDA8425 includes a bias and power supply stage, which generates a voltage of 0.5 x V_{CC} with a low output impedance and injector currents for the logic part.

Power-on reset

The on-chip power-on reset circuit sets the mute bit to active, which mutes both parts of the treble amplifier. The muting can be switched by transmission of the mute bit.

I²C-bus receiver and data handling

Bus specification

The TDA8425 is controlled via the 2-wire I²C-bus by a microcomputer.

The two wires (SDA - serial data, SCL - serial clock) carry information between the devices connected to the bus. Both SDA and SCL are bidirectional lines, connected to a positive supply voltage via a pull up resistor.

When the bus is free both lines are HIGH.

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. The set up and hold times are specified in AC CHARACTERISTICS.

A HIGH-to-LOW transition of the SDA line while SCL is HIGH is defined as a start condition.

A LOW-to-HIGH transition of the SDA line while SCL is HIGH is defined as a stop condition.

The bus receiver will be reset by the reception of a start condition. The bus is considered to be busy after the start condition.

The bus is considered to be free again after a stop condition.

Module address

Data transmission to the TDA8425 starts with the module address MAD.




Fig. 3 TDA8425 module address.

Subaddress

After the module address byte a second byte is used to select the following functions:

• Volume left, volume right, bass, treble and switch functions

The subaddress SAD is stored within the TDA8425. Table 1 defines the coding of the second byte after the module address MAD.

Table 1 Second byte after module address MAD

	128	64	32	16	8	4	2	1
	MSB							LSB
function	7	6	5	4	3	2	1	0
volume left	0	0	0	0	0	0	0	0
volume right	0	0	0	0	0	0	0	1
bass	0	0	0	0	0	0	1	0
treble	0	0	0	0	0	0	1	1
switch functions	l n	0	0	0	1	0	0	0

The automatic increment feature of the slave address enables a quick slave receiver initialization, within one transmission, by the I²C-bus controller (see Fig. 5).

Definition of 3rd byte

A third byte is used to transmit data to the TDA8425. Table 2 defines the coding of the third byte after module address MAD and subaddress SAD.

Table 2 Third byte after module address MAD and subaddress SAD

function		MSB 7	6	5	4	3	2	1	LSB 0
volume left volume right bass treble switch functions	VL VR BA TR S1	1 1 1 1 1	1 1 1 1	V05 V15 1 1 MU	V04 V14 1 1 EFL	V03 V13 BA3 TR3 STL	V02 V12 BA2 TR2 ML1	V01 V11 BA1 TR1 ML0	V00 V10 BA0 TR0 IS

Truth tables

Truth tables for the switch functions

Table 3 Source selector

function	ML1	MLO	IS	channel
stereo	1	1	0	1
stereo	1	1	1	2
sound A	0	1	0	1
sound B	1	0	0	1
sound A	0	1	1	2
sound B	1	0	1	2

Table 4 Pseudo stereo/spatial stereo/linear stereo/forced mono

choice	STL	EFL
spatial stereo	1	1
pseudo stereo	o	1
forced mono*	0	0

Table 5 Mute

mute	MU
active; automatic after POR not active	1 0

Where: POR = Power-ON Reset.

Truth tables for the volume, bass and treble controls

Table 6 Volume control

2 dB/step (dB)	V x 5	V x 4	V x 3	V × 2	V x 1	V × 0
6 4	1 1	1	1 1	1 1	1	1 0
-62 -64	0 0	1 1	1 1	1 1	0 0	1 0
≤ -80	0	1	1	о	1	1
≤ -80	0	0	0	0	0	0

^{*} Pseudo stereo function is not possible in this mode.

Table 7 Bass control

3 dB/step (dB)	ваз	BA2	BA2	BA0
15	1	1	1	1
			• •	
15	1	0	1	1
12	1	0	1	0
)
	• •			
0	0	1	1	0
–12	0	0	1	0
		• • •		
-12	0 	 0	 0	 0

Table 8 Treble control

3 dB/step (dB)	TR3	TR2	TR2	TR0
12	1	1	1	1
12	1	0	1	0
			· .	
0	0	1	1	0
		· ·	• •	
-12	0	0	1	0
				'
-12	0	0	0	0

Sequence of data transmission

After a power-on reset all five functions have to be adjusted with five data transmissions. It is recommended that data information for switch functions are transmitted last because all functions have to be adjusted when the muting is switched off. The sequence of transmission of other data information is not critical.

The order of data transmission is shown in Figures 4 and 6. The number of data transmissions is unrestricted but before each data byte the module address MAD and the correct subaddress SAD is required.




Fig. 4 Data transmission after a power-on reset.



Fig. 5 Data transmission after a power-on reset with auto increment.



Fig. 6 Data transmission except after power-on reset.

RATINGS
Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage	V _{CC}	0	16	V
Voltage range for pins with external capacitors	V _{cap}	0	vcc	v
Voltage range for pins 11 and 12	V _{SDA} , SCL	0	vcc	v
Voltage range at pins 1, 3, 9, 11, 12, 13, 18 and 20	V _{I/O} .	0	Vcc	v
Output current at pins 9 and 13	10	_	45	mA
Total power dissipation at T_{amb} < 70 °C	P _{tot}	_	450	m W
Operating ambient temperature range	T _{amb}	0	70	°C
Storage temperature range	T _{stg}	-2!5	+ 150	°C
Electrostatic handling, classification A*				

October 1988

^{*} Human body model: C = 100 pF, R = 1.5 k Ω and V \geqslant 4 kV; charge device model: C = 200 pF, R = 0 Ω and V \geqslant 500 V.

DC CHARACTERISTICS

 V_{CC} = 12 V; T_{amb} = 25 °C; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply voltage	v _{cc}	10.8	12.0	13.2	V
Supply current at V _{CC} = 12 V	Icc	_	26	35	mA
Internal reference voltage	V _{ref}	5.4	0.5 x V _{CC}	6.6	V
Internal voltage at pins 1, 3, 18 and 20 DC voltage internally generated; capacitive coupling recommended	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		\\		V
	VI	_	VREF	_	\ \
Internal voltage at pins 9 and 13	vo	_	VREF	_	v
SDA; SCL (pins 11 and 12) input voltage HIG H input voltage LOW input current HIGH input current LOW	VIH VIL IIH IIL	3.0 -0.3 - -10		V _{CC} 1.5 + 10	V V μΑ μΑ
Output voltage at pins with external capacitors pins 6 to 8, 14 to 17, 19 pin 2	V _{cap.n} V _{cap.2}	_ _ _	V _{REF} V _{CC} -0.3	_ _ _	V V

AC CHARACTERISTICS

 V_{CC} = 12 V; bass/treble in linear position; pseudo and spatial stereo off; R $_L >$ 10 k Ω ; C $_L <$ 1000 pF; T $_{amb}$ = 25 °C; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
I ² C bus timing (see Fig. 7)					
SDA, SCL (pin 11 and 12)					
Clock frequency range	fSCL	0		100	kHz
The HIGH period of the clock	tHIGH	4		-	μs
The LOW period of the clock	tLOW	4.7	_	-	μs
SCL rise time	t _r	-	_	1	μs
SCL fall time	tf	_	_	0.3	μs
Set-up time for start condition	^t SU; STA	4.7	_	_	μs
Hold time for start condition	^t HD; STA	4	-	-	μs
Set-up time for stop condition	tsu; sto	4.7	_	_	μs
Time bus must be free before					
a new transmission can start	^t BUF	4.7	– .	_	μs
Set-up time DATA	^t SU; DAT	250	_	-	ns
INPUTS					
IN1 L (pin 18) IN1 R (pin 20); IN2 L (pin 1) IN2 R (pin 3)					
Input signal handling (RMS value) at $V_U = -12 \text{ dB}$; THD $\leq 0.5\%$	V _{i(rms)}	2	_	_	v
Input resistance	R _i	20	30	40	kΩ
Frequency response (-0,5 dB) bass and treble in linear position; stereo mode; effects off	f	20	_	20 000	Hz
OUTPUTS					
OUT R (pin 9); OUT L (pin 13) Output voltage range (rms value)	,,	0.0			v
at THD ≤ 0.7%; V _{i(max)} ≤ 2 V	V _{o(rms)}	0.6	_	_	'
Load resistance	R _L	10	_	100	kΩ
Output impedance	z ₀	_	_	100	Ω
Signal plus noise-to-noise ratio (weighted according to CCIR 468-2); $V_0 = 600 \text{ mV}$					
gain = 6 dB	(S+N)/N	_	78	_	dB
gain = 0 dB gain = ≤20 dB	(S+N)/N (S+N)/N	_ _	86 68	_	dB dB
Jan 20 00					


AC CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
OUTPUTS (continued)					
Crosstalk between ir puts at gain = 0 dB; 1 kHz; opposite inputs grounded (50 Ω); IN1L (pin 18) to N2L (pin 1) or IN1R (pin 20) to IN2R (pin 3)	$\alpha_{ t Cr}$	_	100	_	dB
Total harmonic distortion (f = 20 Hz to 12.5 <hz)< td=""><td></td><td></td><td></td><td></td><td></td></hz)<>					
for $V_{i(rms)} = 0.3 \text{ V}$; gain = + 6 dB to40 dB	THD	_	0.05	_	%
for $V_{i(rms)} = 0.6 V$; gain = 0 dB to -40 dB	THD	_	0.07	0.4	%
for $V_{i(rms)} = 2.0 \text{ V}$; gain = -12 dB to -40 dB	THD	_	0.1	_	%
Channel separation at 10 kHz gain = 0 dB	$\alpha_{\mathbf{CS}}$	_	80	_	dB
Ripple rejection (ga n = 0 dB; bass and treble in linear position) f _{ripple} = 100 Hz	RR ₁₀₀	_	50	_	dB
Crosstalk attenuation from logic inputs to AF outputs (gain = 0 dB; bass and treble in linear position)	αL	_	100	_	dB
VOLUME CONTROL					
For truth table see Table 6					
Control range at f = 1 kHz (36 steps) maximum voltage gain (6 dB step) minimum voltage gain (-64 dB step) mute position	G _{max} G _{min} G _{mute}	5 63 80	6 64 90	_ _ _	dB dB dB
Gain tracking error; balance in mid-position	G	_	_	2	dB
Step resolution gain from 6 dB to40 dB gain from42 dB to64 dB	G _{step} G _{step}	1.5 1.0	2.0 2.0	2.5 3.0	dB/step
TREBLE CONTROL					
For truth table see Table 8					
Control range for C ₈₋₅ ; C ₁₄₋₅ = 5.6 nF					
Maximum emphasis at 15 kHz with respect to linear position	G	11	12	13	dB
Maximum attenuation at 15 kHz with respect to linear position	G	11	12	13	dB
Resolution	G _{step}	2.5	3.0	3.5	dB/step

parameter	symbol	min.	typ.	max.	unit
BASS CONTROL					
For truth table see Table 7					
Control range for C ₆₋₇ ; C ₁₅₋₁₆ = 33 nF					
Maximum emphasis at 40 Hz with respect to linear position	G	14	15	16	dB
Maximum attenuation at 40 Hz with respect to linear position	G	11	12	13	dB
Resolution	G _{step}	2.5	3.0	3.5	dB/step
SPATIAL AND PSEUDO FUNCTION					
Spatial: Antiphase crosstalk	α	_	52	_	%
Pseudo: Phase shift (see Fig. 8)			i		

Note to the AC characteristics

1. Balance is realized via software by different volume settings in both channe's (left and right).




tsu; sta = start code set-up time.

thD; STA = start code hold time. tsU; STO = stop code set-up time. tBUF = bus free time.

 $t_{SU; DAT}$ = data set-up time.

 t_{HD} , DAT = data hold time.

Fig. 7 Timing requirements for I2C-bus.



curve	pin 17 (nF)	pin 19 (nF)	effect			
1	15	15	normal			
2	5.6	47	intensified			
3	5.6	68	more intensified			

Fig. 8 Pseudo (phase in degrees) as a function of frequency (left output).




Fig. 9 Input signal handling capability; gain = -10 dB; R_S = $600~\Omega$; R_L = $10~k\Omega$; bass/trebble = 0~dB; V_{CC} = 12~V.




Fig. 10 Input signal handling capacility plotted against gain setting; THD = -60 dB; f = 1 kHz; R_S = $600~\Omega$; R_L = $10~k\Omega$; bass/trebble = 0 dB; V_{CC} = 12~V.




Fig. 11 Output signal handling capability; gain = 6 dB; R_S = 600 Ω ; R_L = 10 k Ω , bass/trebble = 0 dB, V_{CC} = 12 V.




Fig. 12 Source selector separation (channel 2 and channel 1); gain = 0 dB; V_{i1} = 0 V; V_{i2} = 1 V, R_S = 0 Ω ; R_L = 10 k Ω ; pass/trebble = 0 dB; V_{CC} = 12 V.




Fig. 13 Stereo channel separation as a function of frequency; R_S = 0 Ω , R_L = 10 k Ω ; bass/trebble = 0 dB; V_{CC} = 12 V.




Fig. 14 Mute signal rejection as a function of frequency; gain = 0 dB; V_i = 1.0 V; R_S = 0 Ω ; R_L = 10 k Ω ; bass/trebble = 0 dB; V_{CC} = 12 V.




Fig. 15 Ripple rejection as a function of frequency; voltage ripple = 0.3 V (rms); R_S = 0 Ω , R_L = 10 k Ω ; bass/trebble = 0 dB; V_{CC} = 12 V.




Fig. 16 Noise output voltage as a function of gain; weighted CCIR468 quasi peak gain, + 6 dB to -64 dB; V_i = 0 V, R_S = 0 Ω ; R_{\perp} = 10 k Ω ; bass/trebble = 0 dB; V_{CC} = 12 V.




Fig. 17 Frequency response of bass and trebble control; bass and trebble gain settings = -12 to + 15 dB; gain is 0 dB; V_i = 0.1 V; R_{S9} = 600 Ω ; R_L = 10 k Ω ; V_{CC} = 12 V.




Fig. 18 Tone control with T-filter.




Fig. 19 Tone control.




Fig. 20 Turn-on behaviour; $C = 2.2 \mu F$; $R_L = 10 k\Omega$.




Fig. 21 Turn-off behaviour; without modulation.




Fig. 22 Turn-off behaviour; with modulation (shaded area).




Fig. 23 Turn-on/off power supply circuit diagram.




Fig. 24 Level diagram.





Fig. 25 Test and application circuit diagram.



Purchase of Philips' 1^2C components conveys a license under the Philips' 1^2C patent to use the components in the 1^2C -system provided the system conforms to the 1^2C specifications defined by Philips.

Philips Semiconductors; TDA8425; Hi-fi stereo audio processor; ²C-bus



Description

The TDA8425 is a monolithic bipolar integrated stereo sound circuit with a loudspeaker channel facility, digitally controlled via the I²C-bus for application in hi-fi audio and television sound.

Features

- Source and mode selector for two stereo channels
- · Pseudo stereo, spatial stereo, linear stereo and forced mono switch
- Volume and balance control
- · Bass, treble and mute control
- · Power supply with power-on reset

Datasheet

Type number	Title	Publication release date	<u>Datasheet status</u>	Page count	File size (kB)	Datasheet	
TDA8425	Hi-fi stereo audio processor; ² C-bus	01-Oct-88	Product Specification	24	276	Download Download	

Parametrics

Type number	Package	THD		Supply voltage (V)typ.		Channel separation(dB)	Bass control range(dB)	Input selector	Loudspeaker channel mute	Loudspeaker channel pseudo	volume,	channel volume, spatial	Maximum audio input level rms(V)	Maximum audio output level rms(V)	Mode	Spatial anti- phase crosstalk(%)	control	Volume control range(dB)
TDA8425/V7	SOT146- 1 (DIP20)	0.1	86	12	yes	80	-12 to +15	yes	yes	yes	yes	yes	> 2	0.6	yes	52	+- 12	-64 to +6

Philips Semiconductors; TDA8425; Hi-fi stereo audio processor; ²C-bus

Products, packages, availability and ordering

Type number	North American Type number	Order code (12nc)	marking/packing PDF IC packing info	package	device status	buy online
TDA8425/V7		9350 282 10112	Standard Marking * Tube	SOT146-1 (DIP20)	Full production	BUY ONLINE 📜

□ Find similar products:

TDA8425 links to the similar products page containing an overview of products that are similar in function or related to the Type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

About this website >

Copyright © 2002 Koninklijke Philips N.V. All rights reserved. | Privacy Policy |

| Koninklijke Philips N.V. | Access to and use of this Web Site is subject to the following Terms of Use. |