

VR249

VR249, HV system PMIC with low power for industrial safety

Rev. 1.1 — 25 May 2026

Product brief

1 Introduction

This product brief is intended to provide overview/summary information for the purpose of evaluating a product for design suitability. It is intended for quick reference only and should not be relied upon to contain detailed and full information.

Some of the content in this product brief is extracted from the product's full data sheet. In case of any inconsistency or conflict, the full data sheet shall prevail.

For detailed and full information, see the relevant VR249 full data sheet, available via the [NXP Secure Files content interface](#).



2 General description

Devices in the VR249 high voltage industrial safety PMIC family are designed to support entry and mid-range safety microcontrollers, like those in the MCX-E series. VR249 devices have multiple power supplies and the flexibility to work with other microcontrollers targeting industrial safety applications. Possible VR249 applications include energy storage, power delivery, gateways and factory automation.

This family of devices consist of several versions that are pin to pin and software compatible. These versions support a wide range of applications with high Industrial Safety Integrity Level upto SIL 2 offering choices in number of output rails, output voltage settings, operating frequencies, power up sequencing, and integrated system level features.

The VR249 features multiple switch mode regulators and low dropout (LDO) voltage regulators to supply the microcontroller, sensors, peripheral ICs and communication interfaces. It offers a high precision reference voltage supply for the system, and for two independent tracking regulators. The VR249 also offers various functionality for system control and diagnostics, including an analog multiplexer, General purpose Input/Outputs (GPIOs), and selectable wakeup events from I/O, long duration timer or Serial-Peripheral Interface (SPI) communication.

The VR249 is developed in compliance with the IEC 61508 standard, and includes enhanced safety features with multiple fail-safe outputs. It uses the latest on-demand self test, and can be part of a safety-oriented system partitioning scheme covering SIL2 safety integrity level.

3 Features and benefits

Operating range

- 40 V DC maximum input voltage.
- Supports operating voltage range down to 3.2 V with VBST in front-end.
- Supports operating voltage range down to 6 V without VBST in front-end.
- Low power LPOFF mode with 30 μ A quiescent current.
- Low power Standby mode with 29 μ A quiescent current with VPREF active. LDO1 or LDO2 activation selectable via OTP configuration. GPIO1 or GPIO2 activation selectable via SPI communication.

Power supplies

- VPREF: Synchronous buck converter with integrated FETs. Configurable output voltage and switching frequency, output DC current capability up to 1.5 A and PFM mode for low power Standby mode operation.
- VCORE: Synchronous buck converter with integrated FETs. VCORE is dedicated for microcontroller core supply. Output DC current up to 0.8 A or 1.65 A (depending on part number), output voltage range setting from 0.8 V to 3.35 V.
- VBST: Asynchronous boost controller with external low-side switch, diode, and current sense resistor. VBST is configurable as front-end supply to withstand low voltage cranking profiles or in back-end supply with configurable output voltage and scalable output DC current capability.
- LDO1: LDO regulator for microcontroller I/O support with selectable output voltage between 3.3 V and 5.0 V and up to 400 mA current capability.
- LDO2: LDO regulator for system peripheral support with selectable output voltage between 3.3 V and 5.0 V and up to 400 mA current capability.
- VREF: High-precision reference voltage with 0.75 % accuracy for External ADC reference and internal tracking reference.
- TRK1 and TRK2: Voltage tracking regulators with selectable output voltage between VREF, LDO2, or Internal LDO reference. Supports high-voltage protection for ECU off-board operation. Each tracker has a current capability up to 150 mA.

System support

- Two wake-up inputs with high-voltage support for system robustness.
- Two programmable GPIO with wake-up capability or HS/LS driver.
- Programmable long duration timer (LDT) for system shutdown and wake-up control.
- Monitoring of system voltages (Including supply voltage monitoring) through the analog multiplexer.
- Selectable wake-up sources from: WAKE/GPIO pins, LDT, or SPI activity.
- Device control via 32-bit SPI interface with cyclic redundancy checks (CRC).

Compliance

- Electromagnetic compatibility (EMC) optimization techniques for switching regulators, including spread spectrum, slew rate control, and manual frequency tuning.
- Electromagnetic interference (EMI) robustness to support various industrial EMI test standards.

Functional safety

- Industrial safety level support up to SIL -2
- Independent monitoring circuitry, dedicated interface for microcontroller monitoring, simple or challenger watchdog function.
- Analog built-in self-test (ABIST1) and logical built-in self-test (LBIST) at startup.
- Analog built-in self-test (ABIST2) on demand.
- Safety outputs with latent fault detection mechanism (RSTB, FS0B, FS1B).

Configuration and enablement

- LQFP48 pins with exposed pad for optimized thermal management.
- Permanent device customization via one time programmable (OTP) fuse memory.
- OTP Emulation mode for hardware development and evaluation.
- Debug mode for software development, MCU programming, and debugging.

4 Ordering information

This section describes the part numbers available for purchase, with their main differences. It also depicts how the part number reference is built.

4.1 Part number definition

Figure 1 shows how the VR249xyz part number is used to describe the available feature set of each device.




Figure 1. Part number breakdown

Figure 2 maps VR249 part numbers vs. product feature sets.




Figure 2. Part number mapping versus features set

4.2 Part number list

Additional part numbers will exist with different features and parametric settings. Table 1 is an example of a part number list.

Table 1. Orderable parts example

Part No.	DEV_ID	Tracker 2	Core current capability	Long duration timer	Tracker 2 monitoring	FS1B	ABIST on demand	Watchdog type	Fault recovery	FCCU monitoring	LBIST
VR2490N	0x21	NO	0.8 A	YES	NO	YES	YES	Simple	NO	NO	NO
VR2490S	0x22	NO	0.8 A	YES	NO	YES	YES	Challenger	YES	YES	YES
VR2491N	0x23	YES	0.8 A	YES	YES	YES	YES	Simple	NO	NO	NO
VR2491S	0x24	YES	0.8 A	YES	YES	YES	YES	Challenger	YES	YES	YES
VR2492N	0x25	NO	1.65 A	YES	NO	YES	YES	Simple	NO	NO	NO
VR2492S	0x26	NO	1.65 A	YES	NO	YES	YES	Challenger	YES	YES	YES
VR2493N	0x27	YES	1.65 A	YES	YES	YES	YES	Simple	NO	NO	NO
VR2493S	0x28	YES	1.65 A	YES	YES	YES	YES	Challenger	YES	YES	YES

Empty OTP samples can be ordered for engineering purposes using part number PVR2493AMSA0AD. Refer to the associated OTP configuration report in the website product page.

Table 2. Orderable part numbers

Part number	Description	Package
MVR2491AMSF2AD	MCX-E + VR249	LQPF48
MVR2493AMSAKAD	MCX-E HVBMS reference designs	
MVR2491AMSA4AD	S32K3 body control module reference design (white board)	
MVR2491AMSA6AD	S32K344 48 V MC development platform	
MVR2492AMSABAD	Aurix TC38, TC29	
MVR2491AMSF1AD	MCX-E315/317 + 24V input systems	
MVR2493AMSA0AD	Superset covering VR2493S devices	
MVR2493AMNA0AD	Superset covering VR2493N devices	
MVR2490AMNA0AD	Superset covering VR2490N devices	
MVR2490AMSA0AD	Superset covering VR2490S devices	
MVR2491AMNA0AD	Superset covering VR2491N devices	
MVR2491AMSA0AD	Superset covering VR2491S devices	
MVR2492AMNA0AD	Superset covering VR2492N devices	
MVR2492AMSA0AD	Superset covering VR2492S devices	
MVR2493AMNA0AD	Superset covering VR2493N devices	
MVR2493AMSA0AD	Superset covering VR2493S devices	

5 Applications

Energy storage

- Battery management system (BMS)
- Battery backup systems
- EV wall chargers

Factory automation

- Safety PLCs
- Industrial motor drivers
- Industrial networking

Industrial robotics

- Autonomous mobile robots
- Collaborative robots
- Humanoid robots

Safety and chassis

- Two wheeler body controller
- Smart junction box

MCU Attach

- MCX-E family / S32K3
- Infineon AURIX family (TC2xx and TC3xx)
- Renesas RH850 family
- Cypress Traveo family

6 Simplified application diagrams

Figure 3 shows a simplified block diagram of a typical VR249-based system, such as industrial vehicles, that uses the boost controller to support battery cold-crank events.




Figure 3. Example of application diagram with VBST as a front-end regulator

Figure 4 shows a simplified block diagram for a typical system with an VR249, using the boost controller to generate a voltage above the high-voltage buck output voltage.




Figure 4. Example of application diagram with VBST as a back-end regulator

7 Block diagram




Figure 5. Functional block diagram

8 Pinning information

8.1 Pinning

8.2 Pin descriptions

Table 3. Pin descriptions

Symbol	Pin Number	Type	Description
VBST_PG	1	Digital output	Power Good signal of VBST
WAKE2	2	Analog input	WAKE2 input pin or ERRMON input
GPIO1	3	Analog output / Digital Input	General Purpose I/O 1 (GPIO1)
TRK1	4	Analog output	TRK1 regulator output
TRK2	5	Analog output	TRK2 regulator output
GPIO2	6	Analog output / Digital Input	General Purpose I/O 2 (GPIO2)
TRKIN	7	Analog input	TRK1, TRK2 and VREF regulators input
VREF	8	Analog output	Voltage reference output (VREF)
LDO2OUT	9	Analog output	LDO2 output
LDOIN	10	Analog input	LDO1 and LDO2 regulator input voltage supply
LDO1OUT	11	Analog output	LDO1 regulator output
FS1B	12	Digital output	Safety output #1 (FS01)
FS0B	13	Digital output	Safety output #0 (FS02)
VMONEXT	14	Analog input	VMON_EXT voltage monitoring input
VMONCORE	15	Analog input	VMON_CORE voltage monitoring input
RSTB	16	Digital input/output	Reset input/output (RSTB)
FCCU1	17	Digital input	Fault Control Collection Unit (FCCU) pin 1
FCCU2	18	Digital input	Fault Control Collection Unit (FCCU) pin 2
GNDFS	19	Ground connection	Ground connection for fail-safe circuitry
GND	20	Ground connection	Ground connection for main circuitry
VDIG	21	Analog output	1.6 V digital supply
GNDSUB	22	Ground connection	Substrate ground
VDDIO	23	Analog input	I/O input supply
INTB	24	Digital output	Interrupt output
MISO	25	Digital output	SPI Primary In Secondary out
MOSI	26	Digital input	SPI Primary Out Secondary input
SCLK	27	Digital input	SPI clock input
CSB	28	Digital input	SPI chip select
AMUX	29	Analog output	Analog multiplexer (AMUX) output
CORE_FB	30	Analog input	VCORE feedback node
DEBUG	31	Digital input	DEBUG input pin. Used to enter OTP and <i>debug mode</i>

Table 3. Pin descriptions...continued

Symbol	Pin Number	Type	Description
CORE_SW	32	Analog output	VCORE switching node
CORE_BT	33	Analog input	VCORE bootstrap supply
CORE_IN	34	Analog input	VCORE input supply
VBOS	35	Analog output	Best Of Supply (BOS) decoupling output
VMONPRE	36	Analog input	VMON_PRE voltage monitoring pin
VPRE_FB	37	Analog input	VPRE feedback node
NC	38	Not connected pin	Not connected pin
VPRE_BT	39	Analog output	VPRE boot strap capacitor
VPRE_SW	40	Analog output	VPRE switching node
VSUP_PWR	41	Analog input	VPRE converter supply pin
VSUP	42	Analog input	Supply pin for internal biasing
VBST_FB	43	Analog input	VBST feedback node
VBST_ISL	44	Analog input	VBST current sense low
VBST_G	45	Analog output	VBST low-side gate drive
VBST_ISH	46	Analog input	VBST current sense high
WAKE1	47	Analog input	WAKE1 input pin
BATSENSE	48	Analog input	Battery sense terminal
EP	49	Ground connection	Exposed pad (to be connected to ground)

9 Maximum ratings

All voltages are with respect to ground, unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Table 4. Maximum ratings

Symbol	Description (Rating)	Min	Max	Unit
Voltage ratings				
VPRE_BT	DC voltage at VPRE_BT pin	-0.3	45.5	V
GPIO1, GPIO2, FS1B, FS0B, VMONEXT, VMONCORE, VMONPRE, WAKE1, WAKE2, VPRE_SW, VBST_FB	DC voltage at GPIO1, GPIO2, FS1B, FS0B, VMONEXT, VMONCORE, VMONPRE, WAKE1, WAKE2, VPRE_SW, VBST_FB pins	-0.3	40	V
BATSENSE	DC voltage at BATSENSE pin with -10 mA maximum reverse current (recommended 5.1 kΩ serial resistor)	-18.0	40	V
TRK1, TRK2, VSUP, VSUP_PWR	DC voltage at TRK1, TRK2, VSUP_PWR, VSUP pins	-1.2	40	V
CORE_BT	DC voltage at CORE_BT pin	-0.3	12.5	V
DEBUG	DC voltage at DEBUG pin	-0.3	10	V
TRKIN, LDOIN, CORE_IN, VPRE_FB, CORE_SW	DC voltage at TRKIN, LDOIN, CORE_IN, VPRE_FB, CORE_SW pins	-0.3	8.5	V
VBOS	DC voltage at VBOS pin	-0.3	5.6	V
VREF, LDO2OUT, LDO1OUT, RSTB, FCCU1, FCCU2, VDDIO, INTB, MISO, MOSI, SCLK, CSB, AMUX, CORE_FB, VBST_ISH, VBST_ISL, VBST_G, VBST_PG	DC voltage at VREF, LDO2OUT, LDO1OUT, RSTB, FCCU1, FCCU2, VDDIO, INTB, MISO, MOSI, SCLK, CSB, AMUX, CORE_FB, VBST_ISH, VBST_ISL, VBST_G and VBST_PG pins	-0.3	5.5	V
VDIG	DC voltage at VDIG pin	-0.3	2	V
GNDFS, GND, GNDSUB, EP	DC voltage at GNDFS, GND, GNDSUB pins, and exposed pad (EP)	-0.3	0.3	V
WAKE1, WAKE2, GPIO1, GPIO2	DC maximum reverse current at WAKE1, WAKE2, GPIO1, GPIO2 pins	-5	—	mA

10 Electrostatic discharge

Exceeding these ratings may cause a malfunction or permanent damage to the device.

Table 5. Electrostatic discharge

Symbol	Description (Rating)	Min	Max	Unit
ESD ratings				
Human body model: AEC-Q-100 Rev H.				
VESD_HBM	All pins	-2.0	2.0	kV
Charged device model: AEC-Q-100 Rev H				
VESD_CDM1	All pins	-500	500	V
VESD_CDM2	Corner pins	-750	750	V
Gun Test				
VESD_CDT1	ESD - GUN discharged contact test 330 Ω /150 pF unpowered according to IEC61000-4-2 Global pins (VSUP_PWR, VSUP, FS0B, FS1B, TRK1, TRK2, GPIO1, GPIO2, WAKE1, WAKE2)	-8	8	kV
VESD_CDT2	ESD - GUN discharged contact test 2 k Ω /150 pF unpowered according to ISO10605.2008 Global pins (VSUP_PWR, VSUP, FS0B, FS1B, TRK1, TRK2, GPIO1, GPIO2, WAKE1, WAKE2)	-8	8	kV
VESD_CDT3	ESD - GUN discharged contact test 2 k Ω /330 pF powered according to ISO10605.2008 Global pins (VSUP_PWR, VSUP, FS0B, FS1B, TRK1, TRK2, GPIO1, GPIO2, WAKE1, WAKE2)	-8	8	kV
VESD_CDT4	ESD - GUN discharged contact test 330 Ω /150 pF powered according to ISO10605.2008 Global pins (VSUP_PWR, VSUP, FS0B, FS1B, TRK1, TRK2, GPIO1, GPIO2, WAKE1, WAKE2)	-8	8	kV
VESD_CDT5	Operating ESD- GUN discharged contact test 330 Ω /150 pF powered according to ISO10605.2008 Global pins (GND, BATSENSE, FS0B, FS1B). Criteria: CLASS A	-8	8	kV

11 Thermal ratings

Table 6. Temperatures ranges

Symbol	Description	Min	Typ	Max	Unit
T _A	Ambient temperature	-40	—	125	°C
T _J	Junction temperature	-40	—	150	°C
TSTG	Storage temperature	-55	—	150	°C
TWARN	Temperature warning threshold to set TWARN_S SPI bit	145	155	170	°C

Table 7. Thermal resistance (per JEDEC JESD51-2)

Table 7. Thermal resistance (per JEDEC JESD51-2)

Symbol	Description	Value	Unit
R _{θJA}	Thermal resistance Junction to Ambient ^[1]	25	°C/W
R _{θJCBOTTOM}	Thermal resistance Junction to Case Bottom (with uniform power dissipation on the silicon die) ^{[2][3]}	1.7	°C/W
R _{θJCTOP}	Thermal resistance Junction to Case Top ^{[1][3]}	13.5	°C/W
Ψ _{JT}	Thermal characterization parameter Junction to Top ^[4]	0.8	°C/W

[1] Determined in accordance to JEDEC JESD51-2A natural convection environment. Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a standardized specified environment. It is not meant to predict the performance of a package in an application-specific environment.

[2] Thermal resistance between the die and the printed circuit board. Board temperature is measured on the top surface of the board near the package.

[3] For exposed pad packages where the pad would be expected to be soldered, junction to case thermal resistance is a simulated value from the junction to the exposed pad without contact resistance.

[4] Thermal test board meets JEDEC specification for this package (JESD51-7).

12 Packaging

12.1 Package mechanical dimensions

Package dimensions are provided in package drawings. To find the most current package outline drawing, go to www.nxp.com and perform a keyword search for the drawing's document number.

Table 8. Package mechanical dimensions

Package	Suffix	Package outline drawing number
7.0 × 7.0, 48-Pin LQFP exposed pad, with 0.5 mm pitch, and a 4.5 × 4.5 exposed pad	AE	98ASA00945D

12.2 Package outline




Figure 6. SOT1571-6







Figure 7. Package outline details (SOT1571-6)

VR249, HV system PMIC with low power for industrial safety





VR249, HV system PMIC with low power for industrial safety



PCB DESIGN GUIDELINES – I/O PADS AND SOLDERABLE AREA

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION.
DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING
PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 30 MAR 2022

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON-JEDEC	DRAWING NUMBER: 98ASA00945D	REVISION: B
--	------------------------	--------------------------------	----------------

Figure 10. PCB design guidelines - I/O pads and solderable area (SOT1571-6)




Figure 11. PCB design guidelines - solder paste stencil (SOT1571-6)

13 References

More information will be published on [NXP.com](https://www.nxp.com)

14 Revision history

Table 9. Revision history

Document ID	Release date	Description
VR249_PB.v.1.1	25 May 2026	Updates: • Figure 2: Previously copy of aaa-064719. • Figure 4: Replaced "VREF" with "VBST"
VR249_PB.v.1.0	24 March 2026	Initial version.

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Suitability for use in industrial applications (functional safety) — This NXP product has been qualified for use in industrial applications. It has been developed in accordance with IEC 61508, and has been SIL-classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

NXP — wordmark and logo are trademarks of NXP B.V.

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

Tables

Tab. 1.	Orderable parts example	6	Tab. 6.	Temperatures ranges	15
Tab. 2.	Orderable part numbers	6	Tab. 7.	Thermal resistance (per JEDEC JESD51-2) ...	15
Tab. 3.	Pin descriptions	11	Tab. 8.	Package mechanical dimensions	16
Tab. 4.	Maximum ratings	13	Tab. 9.	Revision history	23
Tab. 5.	Electrostatic discharge	14			

Figures

Fig. 1.	Part number breakdown	5	Fig. 7.	Package outline details (SOT1571-6)	17
Fig. 2.	Part number mapping versus features set	5	Fig. 8.	Package outline notes (SOT1571-6)	18
Fig. 3.	Example of application diagram with VBST as a front-end regulator	8	Fig. 9.	PCB design guidelines - solder mask opening pattern (SOT1571-6)	19
Fig. 4.	Example of application diagram with VBST as a back-end regulator	9	Fig. 10.	PCB design guidelines - I/O pads and solderable area (SOT1571-6)	20
Fig. 5.	Functional block diagram	10	Fig. 11.	PCB design guidelines - solder paste stencil (SOT1571-6)	21
Fig. 6.	SOT1571-6	16			

Contents

1	Introduction	1
2	General description	2
3	Features and benefits	3
4	Ordering information	5
4.1	Part number definition	5
4.2	Part number list	5
5	Applications	7
6	Simplified application diagrams	8
7	Block diagram	10
8	Pinning information	11
8.1	Pinning	11
8.2	Pin descriptions	11
9	Maximum ratings	13
10	Electrostatic discharge	14
11	Thermal ratings	15
12	Packaging	16
12.1	Package mechanical dimensions	16
12.2	Package outline	16
13	References	22
14	Revision history	23
	Legal information	24

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.